TECHNICA . ::PORT GIT-ICS-81/01



#### **COMPLEXITY OF COMMUNICATION AMONG ASYNCHRONOUS PARALLEL PROCESSES**

January, 1981

By James E. Burns



DISTRIBUTION STATEMENT A

Approved for public release: Distribution Unlimited

Prepared for

OFFICE OF NAVAL RESEARCH **800 N. QUINCY STREET** ARLINGTON, VA. 22217



Contract No. N00014-79-C-0873 GIT Project No. G36-643

GEORGIA INSTITUTE OF TECHNOLOGY

SCHOOL OF INFORMATION AND COMPUTER SCIENCE ATLANTA, GEORGIA 30332



THE RESEARCH PROGRAM IN FULLY DISTRIBUTED PROCESSING SYSTEMS

#### COMPLEXITY OF COMMUNICATION AMONG ASYNCHRONOUS PARALLEL PROCESSES

TECHNICAL REPORT

GIT-ICS-81/01

James E. Burns

January, 1981



Office of Naval Research 800 N. Quincy St. Arlington, VA 22217

Contract Number N00014-79-C-0873 GIT Project Number G36-643

The Georgia Tech Research Program in Fully Distributed Processing Systems School of Information and Computer Science Georgia Institute of Technology Atlanta, Georgia 30332

Approved for public release;
Distribution Unlimited

THE VIEW, OPINIONS, AND/OR FINDINGS CONTAINED IN THIS REPORT ARE THOSE OF THE AUTHORS AND SHOULD NOT BE CONSTRUED AS AN OFFICIAL DEPARTMENT OF THE NAVY POSITION, POLICY, OR DECISION, UNLESS SO DESIGNATED BY OTHER DOCUMENTATION.

Unclassified
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
	3. RECIPIENT'S CATALOG NUMBER
GIT-ICS-81/01 AD-AOGA 302	
Complexity of Communication Among Asynchronous Parallel Processes	Technical Repeat  1 Separa 79 - 14 Jan. 81
2. AUTHOR(a)	4 GIT-ICS-81/01
James E./Burns	N00014-79-C-0873
9. PERFORMING ORGANIZATION NAME AND ADDRESS School of Information and Computer Science Georgia Institute of Technology Atlanta, Georgia 30332	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Office of Naval Research (ONR) 800 N. Quincy St.	January 281
Arlington, VA 22217  14. MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office)	130 + vii 15. SECURITY CLASS. (of this report)
same as item 11	Unclassified  15. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A
16. DISTRIBUTION STATEMENT (of this Report)	
Approved for public release; distribution unlimit  17. DISTRIBUTION STATEMENT (of the abatract entered in Block 20, if different fro	
same	
the Georgia Institute of Technology and NSF grants. The view, opinions, and/or findings contained in the author and should not be construed as an official D position, policy, or decision, unless so designated	MCS77-15628 and MCS77-28305. is report are those of the epartment of the Navy
19. KEY WORDS (Continue on reverse side if necessary and identity by block number) Asynchronous Systems Mutual Exclusion Deadlock Shared Variables [Message Passing Systems]	
Certain problems of synchronization for systems of asynchronously and communicate through shared variance explored. Solutions are obtained for deadlor and lockout-free mutual exclusion for N processes variables. For systems which communicate by pass to the 'election problem' is presented - choosing become the system controller in an initial confi	riables or message passing ck free mutual exclusion s communicating by shared sing messages, a solution s a single process to

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

Unclassified 41 (1) The SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

processes in which no process has any information about the number or the identity of the other processes in the system.

Acce

NTIS
DTIC
Unan
Just

By
Distrit

Avail

Tes

The thesis explores certain problems of synchronization for systems of processes which execute asynchronously. In a system of asynchronous parallel processes, the speed of execution of each process is independent of that of all the other processes in the system and may vary as the process executes. Two forms of communication are addressed in the thesis: communication through shared variables and communication by passing messages. The next three paragraphs discuss results using the shared variable model developed in the thesis. The final paragraph summarizes results about message passing systems.

A system satisfies mutual exclusion if it is impossible for two processes to simultaneously reach portions of their code callet "critical sections". A system is deadlock-free if there is no computation in which every process continues to execute, but no process makes any progress. It is shown that N binary shared variables are necessary and sufficient to solve the problem of d:adlock-free mutual exclusion for N processes which communicate only by atomic reads and writes of shared variables.

A system is lockout-free if there is no computation in which every process continues to execute, but some process does not make progress. Using a more powerful

operation on shared variables (the generalized test-and-set), it is shown that lockout-free mutual exclusion can be solved for N processes with a single shared variable which takes on at most [N/2] + 9 values.

A system satisfies n-exclusion (a generalization of mutual exclusion) if no more than n processes may simultaneously reach their critical sections. It is shown that the shared variables must be capable of taking on at least n(N-n) distinct values for a system of N processes which satisfies n-exclusion and has the property that there is a bound on how long a process must wait before it reaches its critical section.

The problem examined for systems which communicate by passing messages is called the "election problem". Beginning with an initial configuration in which no process has any information about the number or identity of the other processes in the system, a single process is chosen to become the system controller. It is shown that this can be solved by sending at most 4N + 6N log N messages for a system of N processes connected in a ring network. It is also shown that more than (1/8)N log N messages must be sent in the worst case for such a ring of processes.

5

LIST OF ILLUSTRATIONS

### TABLE OF CONTENTS

		Figure	age
chapter		3-1 Deadlock-free Mutual Exclusion 21	21
ï	I. INTRODUCTION	4-1 Test-and-set Syntax	
II.	ASYNCHRONOUS SYSTEMS 6	4-7 Department for I colonia Buttiel Dealineion	
111.	MUTUAL EXCLUSIONS USING READS AND WRITES . 17	4-2 High Lous Blowchart of Drogram a 30	, .
IV.	IV. LOCKOUT-FREE MUTUAL EXCLUSION 31	Bast Branchormation (Biocher)	
Α.	SYNCHRONIZATION OF MULTIPLE RESOURCES 66	Construction of the need to grant 5	) a
VI.	SYNCHRONIZATION IN A RING NETWORK 83	5-2 Construction of Tab Head in Theorem 5 4 61	· 5
VII.	SUGGESTIONS FOR FURTHER WORK 110	6-1 Solution to the General Election Problem 93	1 66
ACKNOWLED	ACKNOWLEDGEMENTS	6-2 Representation of Rings Rl and R2 107	07
BIBLIOGRAPHY .	льну		
GLOSSARY	GLOSSARY AND DEFINITION INDEX 128		

#### CHAPTER I

#### INTRODUCTION

A system of parallel processes consists of many processing units which execute concurrently and can communicate with one another. In this thesis, we will examine systems in which the parallel processes are asynchronous. In an asynchronous system of parallel processes, the speed of execution of each process is independent of that of all the other processes in the system and may also vary as the process executes. Formal systems of asynchronous processes can be used to model multi-processing systems (in which processes communicate through shared memory) and distributed systems (in which processes communicate by sending messages over some communication medium). This thesis addresses the complexity of communication in such systems.

In systems with only one process (sequential systems), a problem specification often defines a function to be computed. The size of a given instance of a problem is measured by a function of the input. The complexity of a solution is measured by the amount of time or space used in computing the output value from the input value relative to the size of the input [AHU74]. In asynchronous systems,

is a positive integer. The complexity of a solution may be measured by some characteristic of the specified systems as two measures used in this thesis are the size of the shared which must be satisfied. The size of a problem instance is Instead, a solution is required to have a certain behavior for all executions (i.e., for all ways of interleaving the and the number of messages sent (when communication is via provide an algorithm for a system of N processes, where N measured in this thesis by the number of processes in the variable (when communication is through shared variables) there are problems which do not involve input and output. asynchronous system is specified by a set of properties steps of the processes in the system). A problem for system. Therefore, a solution to such a problem must a function of the number of processes in the system. messages).

The earliest paper dealing with asynchronous systems of the type studied here is by Dijkstra [Dij65]. Dijkstra considers the problem of synchronizing exclusive access to a single shared resource (mutual exclusion) by a system of asynchronous processes which can communicate only by reading or writing shared variables. Dijkstra's solution to this problem also has the property that the system cannot become deadlocked -- that is whenever some processes are competing for the resource, some process must succeed

wait forever for the resource; this new property is called [EiMc72]. Other variations of the mutual exclusion problem satisfies the bounded waiting property if there is a bound on the number of times that another process may access and Improvements to the waiting time in Knuth's algorithm are forever for the resource, even though other processes are within a finite number of steps. Knuth [Knu66] observes release the resource while the first process is waiting. are studied by Lamport [Lam74], Rivest and Pratt [RP76], that Dijkstra's solution may allow some process to wait exclusion problem which guarantees that no process will stronger property called "bounded waiting". A system given by de Bruijn [deB67] and Eisenberg and McGuire "no-lockout". Knuth's solution actually satisfies a being served. Knuth gives a solution to the mutual Peterson and Fischer (PF79) and Katseff [Kat78].

Cremers and Hibbard [CH78] first studied the complexity of the mutual exclusion problem with respect to the size of the shared variables. This work is extended by Burns, et. al. [BFJLP78], Peterson [Pet79b], and Fischer, et. al. [FLBB79]. Chapters II through V examine mutual exclusion problems with communication via shared variables.

In a 1977 paper (LeL771), Le Lann proposes a synchronization problem, called the "election problem", for an asynchronous system in which the processes, connected in

a ring, communicate by sending messages. The processes must collectively choose one of their number to be "elected" to take control of the system. Chang and Roberts [CR77] and Hirschberg and Sinclair [HS79] provide improvements over Le Lann's algorithm in terms of the number of messages sent. Chapter VI gives an improved algorithm and a lower bound.

Chapter II defines a formal model for asynchronous systems. The model used is based on the models of Lipton [Lip73], Burns, et. al. [BFJLP78], and Lynch and Pischer [LF79]. The model is used to specify problems and to prove results in Chapters III, IV and V.

Chapter III examines Dijstra's original problem, deadlock-free mutual exclusion. Processes are allowed to communicate only by atomically reading or writing shared variables. It is shown that N binary variables are necessary and sufficient to solve this problem for an asynchronous system of N processes.

Chapter IV examines the problems of lockout-free mutual exclusion and bounded-waiting mutual exclusion without any constraint on the way shared variables are accessed. Processes are allowed to execute "test-and-sets" on shared variables. A test-and-set may read a variable and re-write it as a function of the value read, all in a single, indivisible operation. The main results of the

The state of the s

chapter are algorithms which solve lockout-free mutual exclusion for N processes with a LN/2J+9-valued shared variable and solve bounded-waiting mutual exclusion with an N+5-valued shared variable. These results have appeared as part of joint work with M.J. Fischer, P. Jackson, N.A. Lynch, and G.L. Peterson [BFJLP78].

Chapter V examines another problem of synchronization. Instead of a single resource, many identical resources are to be shared among a set of asynchronous processes. Each process must have exclusive access to a resource while using it and may only use one resource at a time. The main result of the chapter is that a shared variable which can take on at least n(N-n) values is needed to share n resources amoung N processes in a deadlock-free system. The results in this chapter have appeared as part of joint work with M.J. Fischer, N.A. Lynch, and A. Borodin [FLBB79].

Chapter VI examines the election problem. An improved algorithm which will send no more than 4N + 6N log N messages for a ring of N processes is presented. It is also shown that any solution to the problem must send more than (1/8)N log N messages in the worst case.

The final chapter summarizes the work in the thesis and indicates areas for future research.

#### CHAPTER II

## ASYNCHRONOUS SYSTEMS

Reasoning about parallel systems is a difficult task. global semaphore (allowing only one philosopher to eat at a solution and is not concerned with optimality at all.) The For example, consider five shared variables and five private semaphores. (Note: philosopher alternately thinks and eats. In order to eat, the description (paraphrased below) of the problem of the Five Dining Philosophers given by Dijkstra (Dij711). Five either side of him. Dijkstra presents a somewhat complex Dijkstra's paper illustrates the development of a correct developed for describing sequential systems, can lead to solution which has one globally used semaphore (Dij68al, The English language, and the terminology that has been major constraint of the problem is that no two adjacent philosophers may be eating simultaneously. In order to rule out the straightforward solution of using a single time), a condition which requires that two non-adjacent ambiguities and misunderstandings when used to discuss philosophers sit at a round table. A single fork lies a philosopher must first obtain the forks which are on between each adjacent pair of philosophers. Each systems with concurrent activities.

philosophers be always "allowed to eat" at the same time if their neighbors are not eating is needed. The following solution meets this added constraint, and requires only N private semaphores for N philosophers. (Note: this solution is probably obvious, but it has not appeared previously to my knowledge.)

Program for Philosopher w, where w is odd

SYGLE begin think;
P(fork[w+1);
P(fork[w+1);
v(fork[w+1);
v(fork[w+1);
end;

Program for Philosopher w, where w is even

CVCle begin think;

P(fork[(w+1) mod N]);

P(fork[w]);

eat;

V(fork[(w+1) mod N]);

end;

A Solution to the Problem of the Dining Philosophers Figure 2-1

Number the philosophers from 0 to N-1 clockwise around the table, where N is the number of philosophers, N>1. The philosophers with odd numbers attempt to pick up their left fork first, while those with even numbers pick

up their right fork first, (The program, using Dijkstra's style, is given in Figure 2-1. The <u>semaphore array</u> fork[0:N-1] is initialized to 1.) It is easy to see that deadlock cannot occur. Since two adjacent philosophers cannot be blocked waiting for the fork (semaphore) between them, deadlock can only occur if every philosopher holds exactly one fork. But this is impossible because philosophers 0 and 1 both pick up fork[1] first and so cannot both hold exactly one fork.

This solution (apparently an unintended one) could be ruled out by adding a constraint that all philosophers must behave in the same way (have identical programs), but, in Dijkstra's informal description of the problem, this requirement is not mentioned. We will try to avoid misunderstandings by using formal definitions. Of course, formality is no guarantee that an error or omission will not be made in defining a problem, but at least there should be a smaller chance of the reader having a different interpretation of the problem than was intended. A formal model for asynchronous systems is developed in this thesis to allow precise problem descriptions. This will enable us to prove that algorithms satisfiy their specifications and to prove lower bound results.

The model presented here is not innovative, but rather draws heavily on the foundation laid by Lipton

The second secon

[Lip73], Burns, et al. [BFJLP78], Lynch and Fischer [LF79], and others. The objective is to define a model which is well suited to the purposes of this thesis. Therefore, the model is tailored to the task of specifying problems of synchronization and to the task of analyzing solutions to such problems.

#### Notation

Let A and B be sets. The union of A and B is A U B, and the product of A and B is AxB. If a is an element of A, then a @ A. If f is a function from A to B, then f: A -> B. The number of elements in A is |A|. If n is a positive integer then [n] is the set {1,...,n}.

Let h and h' be sequences. The concatenation of h and h' is denoted hh'. The null sequence is the sequence with length zero. If every element of h is in a set A, then h is a sequence oyer A. The term n-tuple is often used for a finite sequence of length n. If h is an n-tuple and i e [n], then h, i is the i<sup>th</sup> element of h.

## Asynchronous Systems

An asynchronous system (defined formally below as an "(M,N)-system") consists of a set of N independent processes and M shared variables. All communication takes place through the shared variables. Each time a step occurs in an asynchronous system, a non-deterministic

choice is made to decide which process will execute the step. However, once this choice is made, the outcome is fully determined. That is, each process appears to be deterministic when examined in isolation; all non-determinism in the system comes from the interleaving the order in which the processes execute.

Formally, an  $(M_1N)$ —system is a 4-tuple, S =  $(V,X,P,q_0)$ , where  $V=V_1xV_2x\dots xV_M$   $(V_j$  is the set of values of the  $j^{th}$  variable,  $X=X_1xX_2x\dots X_N$   $(X_j$  is the set of states of the  $j^{th}$  process), p is an N-tuple of transition functions from VxX to VxX and  $q_0$  is a distinguished element of VxX called the initial instantaneous description. The  $i^{th}$  component of p, p, i is the transition function of process i. "Process i" is often abbreviated by "Pi". An instantaneous description (id) is an element of VxX. For any id, q=(v,x), define V(q)=v, V(q)=v, V(q)=v, V(q)=v, V(q)=v, and V(q)=v.

The transition function of process i is a total function, p.i:  $VxX_1^->VxX_1^-$ . Let total function  $p_i: VxX^->VxX$  be the extension of p.i such that for every id g=(v,x)-s,  $p_i(v,x)=(v',x')$  if and only if p.i(v,x,i)=(v',x',i) and x',j=x,j for  $j\neq i$ . That is,  $p_i(v,x,i)=(v',x',i)$  and x',j=x,j for  $j\neq i$ . That is,  $p_i(v,x,i)=(v',x',i)=(v'$ 

state of any other process. An id q looks like an id q' to a set of processes if V(q) = V(q') and if Xi(q) = Xi(q') for every Pi in the set.

If q and q' are ids of S such that  $p_1(q) = q^1$ , then write  $q^{\frac{1}{2}} > q^{\epsilon}$ . If  $q^{\frac{1}{2}} > q^{\epsilon}$  for some i e (N], then  $q_{-} > q^{\epsilon}$ . If  $q_1, q_2, \ldots, q_k$  are ids of S such that  $q_1 - > q_{1+1}$  for  $i \le i < k$ , then  $q_k$  is reachable from  $q_1$ . (That is, reachability is the reflexive transitive closure of the "->" relation.)

#### Schedules

A <u>schedule</u> of an (M,N)-system S is any finite of infinite sequence over [N]. The result function,  $\mathbf{L}$ , of S is defined for any id q of S and any finite schedule h of S so that if h is the null sequence then  $\mathbf{r}(q,h) = q$  and if h hi, where ie [N], then  $\mathbf{r}(q,h) = p_1(\mathbf{r}(q,h'))$ . The result function,  $\mathbf{r}(q,h)$ , gives the resulting id when S is started in id q and the processes of S take steps in the order specified by h.

Schedules are used to specify computations of S in order to reason about the behavior of the system. Let  $q_1$  be an id of S and  $h=i_1i_2...$  be any schedule (finite of infinite) of S. The computation of h applied to  $q_1$  is comp( $q_1$ ,h) =  $q_1i_1q_2i_2q_3...$  where  $q_m^{11} > q_{m+1}$  for  $m \le 1$ . A transition  $q^{\frac{1}{2}} > q'$  cocuts in comp( $q_1$ ,h) if there is an integer j such that  $q^{m}q_{j}$ ,  $i^{m}i_{j}$  and  $q'^{m}q'^{m}=q_{j+1}$ . The id sequence of comp( $q_1$ ,h) is  $q_1q_2...$ 

### Critical Systems

The problems examined in Chapters III, IV and V all involve mutual exclusion in asynchronous systems. In this type of problem, a process is assumed to have a certain section of its program which is "critical". A critical section is intended to represent that part of a program which might affect or be affected by the action of another process. For example, if two processes concurrently update the same disk file, errors may be introduced; the segments of code doing the update could be considered critical sections. It is often useful to synchronize the execution of critical sections in an asynchronous system. The following definitions formalize systems with critical sections.

An (M,N)-system,  $S^*(V,X,p,q_0)$ , is <u>critical</u> if for every i e [N] there is a partition of  $x_1$  into sets  $R_1$ ,  $T_1$ ,  $C_1$  and  $E_1$  such that the following conditions hold for every id q of S.

- If Xi(q)  $\in \mathbb{R}_{\underline{1}} \cup T_{\underline{1}}$ , then Xi( $p_{\underline{1}}(q)$ )  $\in T_{\underline{1}} \cup C_{\underline{1}}$  (2.1)
- If Xi(q)  $\in C_i \cup E_i$ , then Xi( $p_i(q)$ )  $\in E_i \cup R_i$  (2.2)

The sets  $R_1$ ,  $T_1$ ,  $C_1$  and  $E_1$  are referred to as the remainder, trying, critical and exit regions of process i, respectively. Equation 2.1 implies that a process in its remainder region will always leave the remainder region and

go to either the trying region or critical region on its next step. A process may stay in its trying region for any number of steps, but it must then go to the critical region. Equation 2.2 has symmetric implications for a process in the critical region or the exit region. Note: the partitions of the X<sub>i</sub> are assumed to be fixed for any critical system under discussion.

The intended interpretation is that the critical region corresponds to the critical section of a process, while the remainder region corresponds to the parts of a process which do not contain critical sections. A process is not supposed to communicate with others while in either of these regions, so the formal definition suppresses all detail within the critical and remainder regions. All communication among the processes in a critical system occurs within the trying and exits regions, which contain the required synchronization protocols.

## Fair Mutual Exclusion

The mutual exclusion problem for asynchronous systems was first studied by Dijkstra [Dij65]. Later authors [Knu66, EiMc72, RP76] added new fairness constraints and provided algorithms to meet these constraints. The following definitions formalize these early concepts in a way very close to that given in Burns, et al. [BFJLP78].

A critical (M,N)-system,  $S = (v,x,p,q_0)$ , satisfies mutual exclusion if for every id q of S which is reachable from  $q_0$  there is at most one ie [N] such that Xi(q) e  $C_1$ . That is, S satisfies mutual exclusion if two processes cannot reach their critical regions at the same time when S is started in its initial id.

Nutual exclusion is a property which involves only finite schedules. The next two properties apply only to infinite computations. Because of the assumption that processes have non-zero speed (that is, steps of the processes continue to occur in the computation), we will only be interested in a certain subset of all possible infinite computations. A process, Pi, is said to halt in schedule h if i occurs only a finite number of times in h. For any id q of S, a schedule, h, of S is R-admissible from q if for every pair of schedules, h' and h", of S such that h' is finite and h = h'h", and for every i @ [N], either Xi(r(q,h')) @ R<sub>1</sub> or i occurs in h". That is, a schedule h is R-admissible from q if every process which halts in h ends up in its remainder region in comp(q,h).

Process i <u>changes regions</u> in comp(q,h) if there exist finite prefixes h' and h" of h such that Xi(r(q,h')) is in a different region of  $X_{\underline{i}}$  from  $Xi(r(q,h^n))$ . A <u>region</u> change <u>occurs</u> in comp(q,h) if some process changes regions in comp(q,h).

A infinite schedule h exhibits deadlock from an id q if there is a non-null tail h" of h such that h = h'h" and no region change occurs in comp(r(q,h'),h"). A critical system S is deadlock-free (satisfies "no deadlock") if no schedule h of S which is R-admissible from q<sub>0</sub> exhibits deadlock from q<sub>0</sub>. The deadlock free property is used to prohibit trivial solutions to the mutual exclusion problem. Note that the definition of deadlock given here differs from that sometimes used where a system is called "deadlocked" at id q only if every schedule exhibits deadlock from q.

The lockout-free property guarantees that a waiting process will eventually be served. A stronger fairness condition is provided by the bounded waiting property (given below).

Process i cycles b times in comp(q,h) if there exist finites prefixes  $h_1,h_2,\ldots,h_{2b}$  of h such that for  $j\in \{2b-1\}$ ,  $h_j$  is a proper prefix of  $h_{j+1}$ , and for  $k\in \{b\}$ ,  $Xi(\Gamma(q,h_{2k-1}))\in R_j$  and  $Xi(\Gamma(q,h_{2k}))\in C_j$ . Process i b-Waits in comp(q,h) if  $p_i$  is not in its remainder region at q,  $p_i$  does not change regions in comp(q,h) and some process cycles b times in comp(q,h). S satisfies b-bounded waiting if for every id q reachable from  $q_0$  and every schedule h of S, no process of S (b+1)-waits in comp(q,h). Thus, in a system which satisfies b-bounded waiting, a process waiting for service can be passed at most b times by any other process.

#### CHAPTER III

# MUTUAL EXCLUSION USING READS AND WRITES

In the original specification of the mutual exclusion problem [Dij65], all communication was required to be through shared variables using only indivisible reads and writes. Dijkstra's original solution, and those of Knuth [Knu66], de Bruijn [deB67] and Eisenberg and McGuire [EiMC72] all use N\*3<sup>N</sup> shared states for N processes. This chapter will show that 2\*N shared states are necessary and sufficient to solve the problem of deadlock-free mutual exclusion using only indivisible reads and writes for accessing shared variables.

### Read/write Systems

Let  $S=(V,X,p,q_0)$  be an (M,N)-system, j  $\in$  [M] and i  $\in$  [N]. Process i is <u>ready to read variable j at q if</u> and only if for every id q' if Xi(q')=Xi(q) then  $V(p_i(q'))=V(q)$ , and if in addition Vj(q')=Vj(q) then  $Xi(p_j(q'))=Xi(p_j(q))$ . That is, Pi will not change the value of any shared variable, and the next state of Pi depends only on the value of  $V_j$ . If Pi is ready to read variable j at q and  $P_i(q)=q'$ , then  $q^{\frac{1}{2}}>q'$  is a <u>read of</u> variable j by Pi. (Note that  $q^{\frac{1}{2}}>q'$  may technically

qualify as a read of more than one variable if Pi actually looks at no variables.)

An (M,N)-system S = (V,X,P,q<sub>0</sub>) has the <u>read/write</u> proparty if for every i e [N] and every id of S, Pi is either ready to read or ready to write  $\epsilon$  variable at q.

#### Symmetry

Dijkstra included the following constraint in his definition of the mutual exclusion problem: "The solution must be symmetrical between the N computers; as a result we are not allowed to introduce a static priority." [Dij65] This intuitive property seems difficult to formalize, and has been dropped by some authors (Lamport [Lam74], Rivest and Pratt (RP76] and Peterson and Fischer [PF77], for example). The strongest definition of symmetry (identically programmed) does not allow a solution to the

mutual exclusion problem, as shown below.

That is, there is an isomorphism between the states of every pair of processes in S, and all processes start in isomorphic states.

#### Theorem 3.1

There is no critical read/write (M,N)-system (N>1) with identically programmed processes which is deadlock-free and satisfies mutual exclusion.

<u>Proof</u>: Suppose  $S=(V,X,p,q_0)$  is such a system. Consider the schedule  $h=123\ldots N$  and any id q of S for which the states of all the processes are isomorphic to one another. All the processes will still be isomorphic to one

another at r(q,h) because either they all do reads, and read the same value, or they all write the same value. Thus, for any schedule h' = hh...h, all processes of S are in isomorphic states at  $r(q_0,h^{\dagger})$ . But then if any process is critical at  $r(q_0,h^{\dagger})$ , then all must be critical, which would violate mutual exclusion. Let h" = hh..., the concatenation of h with itself an infinite number of times. No process can ever reach its critical region in comp( $q_0,h^{\rm m}$ ). Since a process must reach its critical region after at most three region changes, schedule h' exhibits deadlock from  $q_0$ . Since h' must be R-admissible from  $q_0$ , S cannot be deadlock-free. S cannot satisfy both mutual exclusion and no deadlock, so the theorem is proved.

Since the "identically programmed" notion of symmetry is inconsistent with the requirements of the mutual exclusion problem for read/write systems, it will not be considered further here. While it may be possible to formulate formal definitions of symmetry which agree with our intuitions and still allow solutions of the mutual exclusion problem, such definitions will not be sought in this thesis. For the remainder, we allow asymmetric solutions.

An algorithm which solves the problem of deadlock-free mutual exclusion using only indivisible reads and writes is given in Figure 3-1. The figure gives the program for each process i, i e [N]. At the initial id of the system, all processes are at the heginning of their programs, and the shared variables all have value "down".

LYDE flag = (down, up);

LYDE flag = (down, up);

Abared Mar F : array [1..N] of flag;

Mat J : 1..N;

Mat J :

Deadlock-free Mutual Exclusion Figure 3-1

#### Theorem 3.2

For every N>U there exists a critical read/write (M,M) -system which solves the problem of deadlock-free

nutual exclusion and for which  $|V_{\underline{k}}| = 2$  for all i e [N].

system in which process i has the program given in Figure system in which process i has the program given in Figure 3-1,  ${\rm Vi}(q_0)$  = down and  ${\rm Xi}(q_0)$  = the statement labeled 1 in the program in Figure 3-1, for each i e [N]. Labels :, 7 and 8 denote the remainder, critical and exit regions, respectively. The trying regions corresponds to statements 2 through 6. Clearly, S is a critical read/write (N,N)-system.

Suppose deadlock can occur. Then there is an id q reachable from  $q_0$  and a schedule h which is R-admissible from q such that some process is not in remainder at q and yet no process changes regions in comp(q,h). Since the only backward branches in each process's program occur in the trying region, observe that for each i  $\theta$  (N), either X1(q)  $\theta$  R<sub>1</sub> and i does not occur in h or X1(q)  $\theta$  T<sub>1</sub> and i occ.rs infinitely often in h. The set of processes which are not in remainder at q are called "active".

For each i  $\theta$  (N), define the following subsets of  $T_1$ .  $A_1$  = the sets of states of P corresponding to the statements labeled 2 and 3.  $B_1$  = the sets of states of P corresponding to the statement labeled 6. Note that if P reaches  $B_1$ , then it will remain there for the rest of the computation and P [1] will be continuously equal to "up". Let  $m = \min$  (i P (N): P is active at Q). Since P will

eventually detect that no P[i] = up for i @ [m-l], Pm will reach B<sub>m</sub> after a finite prefix, h<sub>1</sub>, of h (let h = h<sub>1</sub>h<sub>2</sub>), (That is, X<sub>m</sub>(q') @ B<sub>m</sub>, where q' = r(q,h<sub>1</sub>)). After some finite prefix, h<sub>3</sub>, of h<sub>2</sub> (let h<sub>2</sub> = h<sub>3</sub>h<sub>4</sub>), every active Pi will either be in B<sub>1</sub> or will begin cycling forever in A<sub>1</sub> with P[i] = down, since all active processes which do not reach B<sub>1</sub> will detect F[m]=up. Let n = max {ii @ [N] : Xi(q") @ B<sub>1</sub>}, where q"=r(q',h<sub>3</sub>). Now Pn will find all F[i]=down for i @ (n+1,...,N), so Pn will change regions in comp(q",h<sub>4</sub>), contradicting the supposition. Therefore, deadlock cannot occur.

But then for every c, region, but there must be an id at which Pi enters D; for corresponding to statements 5, 6 and 7 of the algorithm, Now suppose that mutual exclusion may be violated. Let q be this id Then there must be values i, j @ [N] such that i#j and a entering  $D_{\hat{1}}$  (either at statement 5 or 6), Pj cannot 90 sequence  $q_0q_1\dots q_k$  of comp $(q_0,h)$  (where  $q^\alpha q_k$ ). Assume and  $\mathbf{D}_j$  be similarly defined for Pj. Pi may enter and for Pi, and let  $q_{\rm b}$  be a similar id for Pj, in the id ascsk, Plil\*up at g<sub>c</sub>. Since Pj must test F(il after finite schedule h such that  $q^{\sigma r}(q^{}_0,h)$  and Xi(q)  $\in \mathsf{C}^{}_1$ leave  $\mathbf{D}_{\mathbf{j}}$  several times before reaching its critical and Xj(q)  $\in C_j$ . Let  $D_i =$  the set of states of Pithe last time before going critical. without loss of generality that a<b.

critical in the id sequence  $q_bq_{b+1}\dots q_k$  , contradicting the supposition. Therefore the algorithm also satisfies mutual exclusion and the theorem is proved.  $\Box$ 

## A Corresponding Lower Bound

some additional definitions are needed for the lemmas that lead up to the lower bound theorem. As before, let S be a critical read/write system. Let  $q_1$  be an id of S, h be a schedule of S, i e [N], m e [M] and  $q_1q_2...$  be the id sequence of comp( $q_1$ ,h). If there exist positive integers j<k such that  $q_1 -> q_{j+1}$  is a write of Vm by Pi and  $q_k -> q_{k+1}$  is a write of Vm, and if for all n, j<n<k,  $q_n -> q_{k+1}$  is not a read of Vm by Pi at  $q_j$  is other than Pi, then the write of Vm by Pi at  $q_j$  is obliterated in comp( $q_i$ ,h). A write which is obliterated cannot affect the state of any process except the writing process itself.

If  $p_i$  is ready to write variable j at id q and if  $V(q) \neq V(p_1(q))$ , then  $p_i$  is <u>ready to change</u> variable j at id q. If  $p_i$  is ready to change variable j at id q, then  $q \rightarrow p_i(q)$  is a <u>change</u> of variable j. Thus, a change is a more restricted kind of write.

If i e [N], q is an id of S,  $h_1$  and  $h_2$  are schedules of S ( $h_1$  finite) such that Xi( $\Gamma(q,h_1)$ ) e  $R_1$  and such that every change by Pi is obliterated in comp( $\Gamma(q,h_1)$ ,  $h_2$ ), then Pi is **hidden** in comp( $q,h_1$ ).

That is, Pi is hidden in a computation if every change that it makes after last leaving its remainder region is overwritten. If Pi is hidden in a computation, then every other process in the computation must behave as if Pi is still in its remainder region, since they cannot detect that it has taken any steps.

#### Let Ame

Let S be a critical read/write system, h be a finite schedule of S and Pi be a process of S which is hidden in comp(q<sub>0</sub>,h). If  $q=r(q_0,h)$  then there is an id q' of S reachable from q<sub>0</sub> such that Xi(q')  $\in$  R<sub>1</sub>, V(q')=V(q) and X<sub>1</sub>(q')=X<sub>1</sub>(q) for all j#i, j  $\in$  [N] (that is, q' looks like q to all processes other than Pi).

Xi(r(q<sub>0</sub>,h<sub>1</sub>)) e R<sub>1</sub> (h<sub>1</sub> exists since Pi is hidden in comp(q<sub>0</sub>,h<sub>1</sub>)) e R<sub>1</sub> (h<sub>1</sub> exists since Pi is hidden in comp(q<sub>0</sub>,h)), and let h = h<sub>1</sub>h<sub>2</sub>. Let h<sub>3</sub> be the schedule obtained from h<sub>2</sub> by removing all occurences of i, and let h' = h<sub>1</sub>h<sub>3</sub>. Now q'=r(q<sub>0</sub>,h') meets the requirements of the lemma since Pi cannot have left the remainder region since r(q<sub>0</sub>,h<sub>1</sub>). Note that V(q')=V(q) because all changes by Pi in the computation from r(q<sub>0</sub>,h<sub>1</sub>) to q are obliterated. Also, X<sub>j</sub>(q')=X<sub>j</sub>(q) for j#i because no process can have read anything changed by Pi since r(q<sub>0</sub>,h<sub>1</sub>).

Let S be a critical read/write system, q be an id of S, i e [N] and j e [M]. If Pi is ready to write variable j at q, then variable j is <u>covered</u> at q by Pi. Since a covered variable can be overwritten at any time (with an appropriately chosen schedule) we can obliterate any writes which are made to these variables without any intervening reads. If every change that a process has made since leaving the remainder region is to a covered variable, then the process can be hidden.

#### Lemma 3.2

Let S be a critical read/write system with at least two processes which solves deadlock-free mutual exclusion, h be a finite schedule of S and Pi be a process of S hidden in comp( $q_0$ ,h). If Pi goes critical on its own from  $q=r(q_0,h)$  by a schedule  $h_1$  = ii...i, then in comp( $q,h_1$ ) Pi must change some variable which is not covered by any other process at q.

<u>Proof:</u> Suppose Pi goes critical from g by schedule  $h_1$  without changing any variable which is not covered by some other process at q. Let  $h_2$  a schedule consisting of exactly one step of each process other than Pi. Then every change of Pi is obliterated in  $comp(q,h_1h_2)$ , so Pi is hidden in  $comp(q,h_1h_2)$ . By Lemma 3.1, there is a reachable id q" which looks like q"er(q,h<sub>1</sub>h<sub>2</sub>) to all the other processes but has Pi in remainder. Since S is

deadlock-free, some other process Pj#Pi of S can go
critical from q" by schedule h' not containing i. But then
r(q',h') has both Pi and Pj critical, contradicting mutual
exclusion. □

In order to show that N shared variables are necessary for a critical read/write (M,N)-system to solve deadlock-free mutual exclusion, we want to show that (at some point) each process must have a variable for its exclusive use. As is frequently the case, we will prove a stronger lemma so that the induction will go through. The lemma shows that N variables can be covered by N hidden processes (we say that the variables are "nullified"). Let S be a critical read/write system, q be an id of S, h be a finite schedule of S and W be a subset of V. W is nullified in comp(q,h) if for every w @ W there is a process which is hidden in comp(q,h) and which is ready to change w at r(q,h).

#### EEE 3.3

Let S be a critical read/write (M,N)-system with N22 processes which solves deadlock-free mutual exclusion, and let q be any reachable id of S at which all processes of S are in their remainder regions. For every K, ISKSN, there is a finite schedule h of S using only processes Pl,P2,...,PK (i.e., h is over [K]) such that K variables are nullified in Comp(q,h).

<u>Proof</u>: The proof is by induction on K, the number of variables nullified. finite schedule h' consisting only of 1's such that Pl goes critical at r(q,h'). By Lemma 3.2, there must be a prefix, h" of h' such that Pl is hidden (i.e., Pi has not changed any variables) in comp(q,h") and is ready to change some variable, w, at r(q,h"). But then {w} is nullified in comp(q,h") and the lemma holds for R=1.

INDUCTIVE STEP. Assume the lemma holds for K = k-1. By the inductive assumption, there is a finite schedule  $h_0$  using only processes  $P_1, \ldots, P(k-1)$  such that a set,  $M_1$ , of k-1 variables is nullified in  $comp(q_0,h_0)$ . Let  $q_1$  =  $\mathbb{I}(q_0,h_0)$ . From  $q_1$  successively find id's  $q_2,q_3,\ldots$  by finite schedules  $h_1,h_2,\ldots$  such that  $q_{i+1}$  =  $\mathbb{I}(q_i,h_i)$ , where  $h_i$  is defined in the following way. For each i>0, let  $h_i$  begin with the prefix 123...(k-1). From  $\mathbb{I}(q_i,h_i)$ , where  $h_i$  is defined in the gollowing way. For each i>0, let  $h_i$  begin with the prefix 123...(k-1). From  $\mathbb{I}(q_i,123...(k-1))$ , find an extension of  $h_i$  which returns  $P_1,\ldots,P_1,P_2,\ldots,P_1$ 

For each i>0, Lemma 3.2 implies that Pk can be moved on its own by some shortest schedule  $\mathbf{s_i}$  from  $\mathbf{q_i}$  such that

Pk is ready to change some variable,  $\mathbf{w_i}$ , which is not in  $\mathbf{w_i}$ . (Note that  $\mathsf{comp}(q_i, \mathbf{s_i}h_i)$  hides Pk, and so does an extension of  $\mathbf{s_i}h_i$  which does not included steps of Pk.) Since there are only N variables, there must be integers 0 < i < j < m < 2N+1 such that  $\mathbf{w_i} = \mathbf{w_j} = \mathbf{w_m}$ . If the value that Pk is ready to write at  $\mathbf{q'} = \mathbf{w_m}$ .

r(q<sub>i</sub>,s<sub>i</sub>h<sub>i</sub>h<sub>i+1</sub>...h<sub>j</sub>) is the same that Pk is ready to
write at r(q<sub>j</sub>,s<sub>j</sub>), then Pk is ready to change w<sub>i</sub> at q'
and the lemma holds since (w<sub>i</sub>) U W<sub>j</sub> is nullified by
comp(q<sub>i</sub>,s<sub>i</sub>h<sub>i</sub>...h<sub>j</sub>). Otherwise Pk is ready to write
different values at q' and r(q<sub>j</sub>,s<sub>j</sub>). In this case, Pk
must be ready to change w<sub>i</sub> either at r(q',h<sub>j</sub>...h<sub>m</sub>) or at
r(q<sub>j</sub>,s<sub>j</sub>h<sub>j</sub>...h<sub>m</sub>). This implies that (w<sub>i</sub>) U w<sub>m</sub> is
nullified either by comp(q<sub>i</sub>,s<sub>i</sub>h<sub>i</sub>...h<sub>m</sub>) or by
comp(q<sub>j</sub>,s<sub>j</sub>h<sub>j</sub>...h<sub>m</sub>), and the lemma is proved. □
Theorem 3.3

If  $S=(V,X,p,q_0)$  is a critical read/write (M,N)-system with at least two processes and S solves deadlock-free mutual exclusion, then S must have at least N variables and  $|V| \geq 2^N$ ,

from q<sub>0</sub> such that all processes of S are in their remainder regions at q. Apply Lemma 3.3 for q to find another reachable id, q', which nullifies N distinct variables. Since we can choose the order in which the

processes execute from q', we change any subset of the N variables to new values. This implies that IVI  $\geq \, 2^N$  .  $\Box$ 

#### CHAPTER IV

## LOCKOUT-FREE MUTUAL EXCLUSION

values are necessary and sufficient to solve the problem of algorithm given below (Algorithm A) was developed as a col-Fischer, can be read and re-written as a function of the value read, lockout-free mutual exclusion for two processes, even when [BFJLP78]. Cremers and Hibbard showed that three shared powerful form of access to shared variables. A variable [Pet79b, Pet80] for further refinements.) However, the all in a single indivisible operation. This primitive operation has been called a "generalized test-and-set" using a generalized test-and-set [CH78]. This chapter The model described in Chapter II allows a very extends their result to N processes, for N≥1. These [BFJLP78]. (The reader is urged to consult Peterson main contribution of this chapter is in the proof of laborative effort with my co-authors: Michael J. Paul Jackson, Nancy A. Lynch and Gary L. Peterson correctness of the alorithm, which is new.

#### Lower Bounds

This section states lower bound results on the number of shared values for systems satisfying lockout-free mutual

exclusion. Note that these lower bounds trivially apply to all systems which use communication primitives (such as indivisible reads and writes) which are more restrictive than the generalized test-and-set.

Theorem 4.1 (Burns, Fischer, Lynch, Jackson and Peterson)

If  $S=(V,X,p,q_0)$  is a critical (M,N)-system, N2l, that satisfies lockout-free mutual exclusion, then |V|  $\geq$  SQRT(2N) - 1/2.

This result may be strengthened if a restriction is placed on how much information a process can "remember" while it is in its remainder region. A critical (M,N)-system,  $S = (V,X,p,q_0)$ , is memoryless if for all i e(N), |Ri| = 1. All mutual exclusion algorithms known to the author can be modified to be memoryless without increasing the amount of shared memory, so this restriction may not be as severe as it seems.

Theorem 4.2 (Burns, Fischer, Lynch, Jackson and Peterson)

If S=(V,X,p,q\_0) is a critical (M,N)-system, N≥1, that satisfies lockout-free mutual exclusion and is memoryless, then  $|V|\ge N/2$ .

This chapter will show that the bound of Theorem 4.2 is tight to within an additive constant.

# Notation for the Generalized Test-and-Set

It is important that a reader be able to translate

34

Test-and-set Syntax Figure 4-1 The intended semantics for <test-and-set> is to compare the value of the <shared variable> with the <value  $_1$  values in the <set-list>. If a match is found, <shared variable> is set to the corresponding <value  $_2$  >, the associated <statement> (if any) is executed and control is passed to the statement following the <test-and-set>. If no match is found, the <shared variable> is unchanged and control returns to the beginning of the test-and-set. Note that each iteration of the implied loop is a single, indivisible operation, so other processes may access the variable between iterations. The implied loop is included because this simplifies the writing of the program given

Progress A: (\* for N processes \*)

CONTROL

TRYING:

TRYI

Program for Lockout-free Mutual Exclusion

Figure 4-2

Program for Lockout-free Mutual Exclusion Figure 4-2 (continued)

here.

Some liberties are taken with the above syntax in the program given in the next section. In particular, not every item in the <set-list> is given explictly when it is convenient to group several of them together. A comment is given in each case which indicates how the condensed code could be expanded to the formal syntax of Figure 4-1.


There are other non-standard features in the program but these should cause no problems for the reader. For example, the "exit" statement is used to escape from the closest enclosing "while" loop. Also note that parentheses are sometimes used instead of "begin" and "end".

The reader should have no difficulty in interpreting program A in Figure 4-2 in terms of the formal model. For consistency, assume that all "local" steps of a process (i.e., those that do not access the shared variable) are included in the transition of the <u>preceding</u> test-and-set. Then the only values that the location counter of a program may take on are those labeled by "Th" or "En". If the value of the program counter corresponding to program state Xi(q) is Th or En, then program is said to be at <u>location</u> Th or En, respectively, at q.

An Algorithm for Lockout-free Mutual Exclusion A critical (M,N)-system,  $S = (V,X,p,q_0)$ , which satis-

fies lockout-free mutual exclusion is defined as follows. The program for each process is given in Figure 4-2. Note that the definition of program A depends on N. Since only one shared variable is required, M=1, and V is used rather than  $V_1$  in Figure 4-2. The initial id of S,  $q_0$ , is defined so that  $V(q_0)$  = FREE and  $Xi(q_0)$  = the beginning of program A for all ie [N].

exists). The controller has the responsibility to shepherd The overall flow of the algorithm is given in Figure The values shown on the lines of the figure indicate shared variable happens to have value "FREE", the critical and is designated the "controller". A process which is at select the next process to go critical. During the execudetermine when it will enter its critical region. If the region is empty, so the process may go immediately to its tion of the protocols, one process has special importance controller (the protocols guarantee that there is at most one controller at any id -- if V=FREE, then no controller critical region. After leaving the critical region, the location T8, T9, E0, E1, E2, E3, E4 or E5 is the current The last process executes a protocol in the exit region to help transition. Upon leaving its remainder region, each process executes a protocol in its trying region to the value which V must have to allow the indicated the other processes through the trying region. 4-3.



High Level Flowchart of Program A Figure 4-3

act of the current controller is to select the next controller. The former controller then becomes the "leaving" process. The leaving process must send certain information to the new controller before the leaving process may return to its remainder region. If there is no process waiting in the trying region, the old controller simply sets V to FREE, indicating that the critical region is free.

referenced work can be reconstructed by literally replacing others are <u>message yalues</u>. The counting values are used to their trying regions since the controller last examined the the program in Burns, et al. keep a count of the number of processes which have entered shared variable. But there are not enough counting values to keep an accurate count when more than k processes enter [BFJLP78] uses only k+9 values. Two additional values are SO, S1, ..., Sk, FREE, STOP, ENTER, AE, GO, AG, ELECT, QUERY, ONE and occurs when the value of V is changed from Sk to S0 by process entering its trying region at TO. The process ACK.) Values S0,S1,...,Sk are counting values and the all occurences of constants AE, AG and BYE by constant which makes this transition is called the "executive". their trying regions one after the other. Wraparound used here to simplify the proof. The program in the The shared variable may take on k+11 values: (Note: BYE, where k = UN/2J.

After a wraparound, the controller cannot obtain an accurate count of the number of processes in the trying region. The executive is responsible for eventually correcting the discrepancy in the controller's count.

the message in its local variable M and later puts the held controller message temporarily. The system guarantees that expected by a target process. The sending process must be ELECT, GO or QUERY by changing V to AE, AG, ONE or BYE and message values except STOP are called <u>controller messages</u>. entering process cannot leave V unchanged (lest it be locked out). In this situation, the entering process "holds" sure that there is at least one (target) process which is other processes in the system by "sending messages". All The sending process is then value back into V. The executive may also have to hold a region while V has as its value a controller message, the waiting for the message. The target process responds to To send a message, V is set to a message value which is The controller and the executive communicate with able to detect that the message has been received and send another message. If a process enters the trying a message will only be held for a finite number of before it is detected by an appropriate process. to STOP by changing V to S0.

A sketch of a formal proof of correctness is given in the next section. To give the reader a feel for the opera-

tion of the program, a description of one possible execution is given below. The execution is broken into three parts. In Part 1, wraparound does not occur, and no messages are held. In Part 2, wraparound is allowed, but there is still no holding of messages. In Part 3, holding is examined.

For Part 1 assume that wraparound does not occur, so no process ever enters the sections of code labeled EXECUTIVE or IDLE and no process sets its local variable "idlers" to a value other than zero. ("Idlers" keeps track of the number of processes which have been sent to the location labeled IDLE.) Also, assume that no process at location TO happens to take a step when V is not a counting value, so holding does not occur.

Prom the initial id, the first process which enters becomes the controller. While this process is controller, additional processes enter their trying regions and go to the BUFFER. The controller, finding that MAINAREA is empty and BUFFER is not, moves all the processes in BUFFER to MAINAREA. Then each process in MAINAREA in turn is allowed to execute a critical region until the MAINAREA is emptied. No lockout is achieved because every process will eventually reach MAINAREA when BUFFER is emptied, and every process in MAINAREA will eventually reach its critical region. The following paragraphs discuss Part l of the

And the second

computation in more detail.

The process which takes the first step from the initial id will find V=FREE and immediately execute its critical region, moving to location E2 and setting V=S0. If no other process takes a step in the meantime, the process at E2 (the controller) will find V still equal to S0 on its next step. In this case, it will return immediately to its remainder region and set V=FREE, returning the system to its initial id.

controller takes is next step, it will find V=Sj. It will one step each. Then the controller's next iteration of E3 will increment buff by  $\mathbf{j}_2$ , causing the loop to be executed controller then executes the loop containing E3 and E4 at process moves to location T5, the BUFFER. Then, when the sent to a process in BUFFER, the local variables buff and Suppose at some point right after the execution of E4 (so that V=S0) and while buff is still greater than zero,  $\mathbf{j}_2$  $(0< j_2 \le k)$  additional processes which are still at TO take Assume that  $j_1$  processes  $(0 < j_1 \le k)$  execute one step least  $\mathbf{j}_1$  times. In each iteration, an ENTER message is then set its local variable buff\*j<sub>l</sub> and go to E3. The responds by setting V to AE and going to T7, MAINAREA. incremented by one, respectively. The target process each after the controller reaches E2. Each of these main of the controller are decremented by one and

controller will reduce its buff variable to zero, increase at least  $j_1+j_2$  times. Since at most N-1 process can move from TO during the execution of the loop, eventually the main to  $j_1 + j_2$  and go to location E5. Note that an id at Therefore, at this point, all of the processes in BUFFER which the BUFFER is empty occurs in the computation. have moved to MAINAR : and MAINAREA is not empty.

greater than zero since  $j_1+j_2>1)$ . Any process at location iterations, the leaving process responds to the QUERY mescount of the processes in the MAINAREA to the new controller. On the final iteration, the leaving process responds to the QUERY message by setting V to BYE and going to its remainder region. The new controller then detects V=BYE, leaving process. The next process in MAINAREA to take a containing T8 and T9  $j_1+j_2$  times. For the first  $j_1+j_2-1$ This effectively transfers the E6, E7, E8 or E9 is not a controller, but is called the controller. The new controller then executes the loop Now the contract sends a single ELECT message, decreases main by one, and moves to E6 (main is still step will see V=ELECT and move to T8, becoming a new executes its critical region and goes to E5. sages by setting V=ONE.

executes its critical region, selects a new controller from processes still in the MAINAREA from the leaving process, Each controller in turn receives the count of the

the MAINAREA and becomes a leaving process which sends the count of MAINAREA to the next controller.

4

loop reduces the local buff variable of the leaving process have moved to BUFFER. This count is passed on by the leavprocess, meanwhile, looping at location T9, changes S1 back of the T8-T9 loop, the leaving process does not respond to ler (and the leaving process while it is at E6) may detect to SO and increments its local buff variable by one. Note various points during the execution, the control-On the final iteration the QUERY message with BYE immediately, but sets V=S0 and the executes the E7 loop ig times. Each iteration of the a value of V=Sj $_3$  (0<j $_3$ Kk), indicating that j $_3$  processes point, the amount carried in the buff variable will be that if j additional processes enter from TO at some The controlling by one and changes V from S0 to S1. ing process in the following way. increased to  $j_3+j_4$ .

essentially the same as when the first process to enter the MAINAREA completes the T8-T9 loop. Its main variable will have value 0, so it will go to location E3 rather than E5 Now consider what happens when the last process in after executing its critical section. The value of the system reached E3. This ends Part 1 of the execution. local buff variable is  $j_3+j_4$ . This situation is

This returns V to the value S0, so the controller "extra" processes are in the BUFFER. This process moves to BUFFER to MAINAREA. At some point right after the controller executes E4 and while the controllers buff variable is The controller still greater than zero, k+l processes take one step each is executing the loop at E3-E4, moving the processes in process to enter, however, saw V\*Sk and knows that k cannot detect that anything has happened. The k+1st Part 2 begins where Part 1 left off. becomes the executive. from TO. Tl and

one of the "extra" process to the IDLE location (T6) and to sends a STOP message. This message will be received either may fill and empty MAINAREA many times. However, when the from STOP to S1, the effect of the STOP message is to move Before the executive takes another step, the system BUFFER is moved to MAINAREA, k processes will be left in trying region from TO. Since an entering process sets V the BUFFER. When the executive takes its first step, it by a process in the BUFFER or by a process entering its reduce the discrepancy between the buff count of the controller and the actual number of processes in the

While doing this, it may  $\varepsilon \in V^*Sj_S$   $(0< j_S \le k)$  rather than S0, The executive then "picks up" the addition  ${\sf j}_{\sf S}$  processes The executive will send at least k STOP messages.

When the executive finishes executing the loop at Tl, the controller's count of the number of Since executive to critical, so the executive simply goes direcwhich are unknown to the controller and will send a total executive reaches its critical region, another wraparound In this case, there is no controller to move the cannot occur while the executive is in its trying region. Therefore, the executive will eventually be moved to the process in the BUFFER is correct. The executive then executes statement T3 and moves to the BUFFER like an (Note that the executive may find tly to critical and becomes the controller itself.) at least k processes will remain at IDLE until the MAINAREA and then become the controller. of k+je STOP messages. ordinary process.

new executive can reach MAINAREA until MAINAREA is emptied, This ends region and move to EO. The EO-El loop is used to move all The controller then MAINAREA to reach its critical region in turn. Since no variable. The system will then allow each process in finishes the T8-T9 loop, it will execute its critical moves to E3 or E5, depending on the value of its buff After the executive becomes the controller and processes in MAINAREA cannot be locked out. k+j<sub>5</sub> process from IDLE to MAINAREA.

the indicated values. Then the entering process will go to Until the acknowledgement of the message is received by the sending process, the sending process will be cycling at one of the "grounding" locations, T9, El, E4, E6 or E7. At any of these locations, whenever the sending process finds that Suppose a process enters from TO while V is equal to one of only takes on these values during the sending of a message. executive will only set V to STOP, 50 or (once only) to S1, behavior of the system when a process enters from TO and V releasing its message. Since a process can only move from TO once while a message is being held (holding the message buff variable of the sending process is incremented by j. V has a value of Sj (0<j<k), V is set to SO and the local The sending process So far, processes have only entered from TO when V grounding, V=S0, and V can be changed irom S0 only by a happened to have a counting value. Part 3 examines the keeps grounding V until the acknowledgment is received. that V=SO or V=STOP. This must happen withing a finite so the executive will not keep the holding process from has a value of ENTER, AE, GO, AG, ELECT, QUERY, ONE or BYE. number of steps because some process will continue to After each process entering from TO or by an executive. But the location T4 and hold the message value until it ground V while the message is being held. This behavior is called grounding Y.

regions), the value of V will eventually remain constant at SO, and the holding process can reset V to the held value. A message can be held only a finite number of times before it is delivered because each holding requires a distinct prevents processes from moving through their critical process (which has just left TO).

However, the releases its held message. Therefore, the holding of messages has no affect on the correctness of the system, and executive will only hold one message at T2, and this message will be released within a finite number of steps for the same reason that an entering process eventually The executive may also hold a message. the system is lockout-free.

## Correctness of the Algorithm

the algorithm based on program A would probably double the length of this thesis. Also, it is not clear that a very Unfortunately, a complete, formal proof of correctness of Therefore, only a suggestive series of lemmas with proof asynchronous processes is always suspect because of the The correctness of a complex algorithm involving long, low level proof would be convincing [DLP79]. many of cases that may occur during its execution. sketches will be given.

The first three lemmas prove properties about the

algorithm which are true at all ids which are reachable from the initial id. The first lemma lists a number of facts which will be useful in later proofs and also shows that the algorithm satisfies mutual exclusion. The next lemma gives facts about the state of the local variables of a process at certain locations in the program. The third lemma includes the key fact that two executives cannot exist simultaneously. All three lemmas may be proved by straightforward induction.

Lemma 4.4 shows that the algorithm is deadlock-free. The proof requires reasoning about the behavior of the algorithm during infinite computations. The final lemma shows that the algorithm is lockout-free, which is sufficient together with Lemma 4.1 to show that the algorithm is correct.

In the following,  $S=(V,X,p,q_0)$  is the critical (1,N)-system such that  $V=\{S0,S1,\ldots,Sk,FREE,STOP,ENTER,AE,GO,AG,ELECT,QUERY,ONE,BYE\}$ , each  $X_1$  for  $i\in [N]$  corresponds to the states of program A, each p.i for  $i\in [N]$  is defined so that its transitions correspond to program A, and  $q_0$  is defined so that  $VI(q_0)=FREE$  and Pi is at location TO at  $q_0$  for each  $i\in [N]$ .

For any location L of S and any id q of S let L(q) \* { i e [N] : Pi is at location L at q}. Note that the convention that local steps are combined with the preceding

test-and-set implies that TO(q) = the set of processes in their remainder region at q. (This is only because the apparent loop at TO is never executed.) For any i e [N], let  $CE_i = C_i$  U  $E_i$ . If Xi(q) e  $CE_i$  then process i is in its CE region at q. Let CE(q) = EO(q) U EI(q) U ... U E9(q). The set of processes in CE(q) are exactly those which are in their CE regions at q. Also, let CN(q) = T8(q) U E0(q) U E0(q) U E1(q) U ... U E5(q). CN(q) is the set of processes which are controllers at q. If i e CN(q) the Pi is in its CN region at q.

For any id q of S and i e(N), let  $M_1(q)$  be the value of local variable M of process i at id q. If  $M_1(q) \neq 50$ , process i is holding message  $M_1(q)$  at q. Let TV(s)=l if s is a true stateme..t and TV(s)=0 otherwise. For any message value, Y, let  $I(q) = TV(V(q)=Y) + TV(M_1(q)=Y) + TV(M_2(q)=Y) + TV(M_2(q)=X) + TV($ 

For any id q of S and any i e (N), let buff  $_{1}(q)$  , main  $_{1}(q)$  , and idlers  $_{1}(q)$  be the value of Pi's local

variables buff, main and idlers, respectively, at q. Also let buff(q) = buff\_1(q) + buff\_2(q) + ... + buff\_N(q), main(q) = main\_1(q) + ... + main\_N(q), and idlers(q) = idlers\_1(q) + ... + idlers\_N(q). Let S(q) = j if V(q) = Sj,  $0 \le j \le k$ , and 0 otherwise.

#### Lemma 4.1

For any id q of S which is reachable from  $\mathbf{q_0}$  , assertions a through k are true.

- a. |CE(q)| + FREE(q) + BYE(q) = 1
- b. |CN(q)| + FREE(q) + ELECT(q) = 1
- c. ENTER(q) + AE(q) = |E4(q)|
  - d. GO(q) + AG(q) = |E1(q)|
- e. QUERY (q) + ONE (q) + BYE (q) + | E8 (q) | + | E9 (q) | = | T9 (q) |
- f. ELECT(q) = |E6(q)| + |E7(q)|
- 9. CMSG(q) + |T8(q)| + |E0(q)| + |E2(q)| + |E3(q)|
- + |ES(q)| + |ES(q)| + |E9(q)| =1.

  b. buff(q) =  $|::4(q)| + |:15(q)| S(q) ENTER(q) STOP(q) \ge 0$
- i. main(q) = |T7(q)|+ ENTER(q)+ GC(q) -ELECT(q) -ONE(q) \(\geqa\) j. idlers(q) = |T6(q)| + STOP(q) GO(q) \(\geqa\)
- k. STOP(q) < |T1(q)| + |T2(q)| + |T3(q)| + |E0(q)|

assertions are true at  $q_0$ . Let q and q' be ids of S and i e [N] be such that  $q^{\frac{1}{2}} > q'$ . It is only necessary to show for each assertion that if the assertion holds at q then it

also holds at q'. The lemma then follows by induction on

the length of schedules.

None of the arguments is particularly difficult.
Assertion a is proved here and the remainder are left to the reader.

Since |CE(q)|, FREE(q) and BYE(q) are non-negative integers, one of the following three cases must hold.

Case 1: |CE(q)|=1, PREE(q)=0 and BYE(q)=0. Pi cannot enter the CE region in the transition q ->q' since all such transitions require that V(q)=FREE or BYE. If Pi does not leave the CE region in q->q', then CE(q')=CE(q) and V(q') cannot be PREE or BYE since these values can only be set by a transition leaving the CE region. If Pi does leave the CE region in q->q', then it must be at E2 or E9 at q and set V(q')=PREE or or BYE, respectively. For every possibility, assertion a is true at q'.

Case 2: |CE(q)|=0, FREE(q)=1 and BYE(q)=0. Pi cannot be in the CE region at q, so the transition q->q' cannot make FREE(q') or BYE(q') greater than PREE(q) or BYE(q), respectively. If Pi does not go to the CE region in q->q', then |CE(q')|=0 and PREE(q')=1. If Pi does go to the CE region in q->q', then Pi must be at TO, Tl or T3 at q, V(q)=FREE and V(q')=SO, so that |CE(q')|=1 and PREE(q')=0. Again, assertion a is true at q' for every possibility.

Case 3: |CE(q)|=0, FREE(q)=0 and BYE(q)=1. Suppose  $V(q)\neq BYE$ . FREE(q)=0 implies that  $V(q)\neq FREE$ . Therefore, Pi cannot enter the CE region from q so CE(q')=CE(q). The only way that BYE(q') could differ from BYE(q) is for the transition from q to q' to set V to BYE. The only transitions which could do this require that  $M_1(q)=BYE$  and i e T2(q) U T4(q). But then BYE(q')=BYE(q'), so assertion a is true at q'.

On the other hand, suppose V(q)=BYE. Then the transition to q' cannot change the truth of assertion 4.1 unless Pi is at location T9 at q. But if Pi is at location T9 at q, then Pi is critical at q' and V(q')=S0, so |CE(q')|=1, PREE(q')=0, BYE(q')=0, and assertion a is true at q'.

The next lemma lists some facts which are useful in reasoning about lockout.

#### Lemma 4.2

Let g be an id of S which is reachable from  $q_0$ , and let i e [N]. Then if Pi is at location Tl at g, main<sub>i</sub>(g) = 0. If Pi is at location T0, T2, T3, T4, T5, T6 or T7 at g then main<sub>i</sub>(g) = 0 and buff<sub>i</sub>(g) = 0. Finally, if Pi is at location T0, E2, E3, E4, E5, E6, E7, E8 or E9 at g, then idlers<sub>i</sub>(g) = 0.

Proof: These facts hold by the flow of the program and the exit conditions of the loops at E6, E8, Tl and E0-

E1. D

For any id q of S, let Exec(q) = { i e [N] : idlers\_i(q) > 0 } U Tl(q) U El(q). If i e Exec(q), then Pi is said to be an executive at q. The next lemma shows that there may be at most one executive at any id and that no executive may reach location T6.

#### Lemma 4.3

Let g be an id of S which is reachable from  $q_0$  , and let i e [N]. If i e Exec(g), then assertions  $\mathbf{s}_{*}$  b and c hold.

- a.  $\operatorname{buff_i}(q) + \operatorname{idlers_i}(q) + \operatorname{main_i}(q) \ge k$
- b. Exec(q) = (i)
- c. i £ T6(q)

Since Exec( $q_0$ ) is empty. It is sufficient to show that for all ids q and q' of S such that  $q^{\frac{1}{2}} > q'$ , if assertion a, b or c holds at q then assertion a, b or c, respectively, holds at q'.

Assertion a is shown first. Note that the only transition which increases the value of local variable idlers is from location Tl. Then by Lemma 4.2, Pi must be at location Tl, T2, T3, T4, T5, T6, T7, T8, T9, E0 or El at q. But no transition from any of these locations can decrease the value of buff+main+idlers. Thus, the only transition which could show that assertion a is false would

The second secon

have i # Exec(q) and i e Exec(q'). But this implies that i e TO(q) and i e T1(q'), and this transition sets idlers<sub>i</sub>(q') = k. Therefore, assertion a holds at all ids reachable from q<sub>n</sub>.

For assertion b to be false, there must be a transition such that there is an integer  $j \in [N]$  for which  $j \in Exec(q)$ , if Exec(q) and  $i,j \in Exec(q')$ . But then, by assertion a, buff<sub>1</sub>(q') + indlers<sub>1</sub>(q') + idlers<sub>1</sub>(q') + buff<sub>1</sub>(q') + main<sub>1</sub>(q') + idlers<sub>1</sub>(q') + Exec(q') + Exe

Suppose assertion c is false. Then there must be a transition such that i e Exec(q), i # T6(q) and i e T6(q'). This can only occur if V(q) = STOP and Pi is at location TO, T4 or T5 at q. (Pi cannot actually be at T0 at q since it is an executive.) By assertion k of Lemma 4.1, there must be a j # [N] such that Pj is at location T1, T2, T3 or E0 at q'. But then Pj is also an executive at q and j # i, contradicting assertion b. Therefore, assertion c holds at all ids reachable from q.

Let i @ [N] and q, q' be ids of S such that  $q^{\frac{1}{2}} > q'$ . Pi moves forward in transition q ->q' if and only if there are locations Ll and L2 such that Pi is at location Ll at

;

\$

q, Pi is at location L2 at q', L1 # L2, and no process can move from L2 to L1 without reaching location T0. It is easy to see that Pi moves forward whenever it changes locations unless it moves from T8 to T9, E0 to E1, or E3 to

#### Lenna 4.4

Ε4.

System S is deadlock-free.

PLOOF Sketch: Suppose that S can be deadlocked, and let h be an infinite schedule of S which is R-admissible from  $q_0$  and exhibits deadlock. Let  $z_0 = q_0q_1\cdots$  be the id sequence from  $q_0$  by h. By definition, there must be a point in  $z_0$  after which no process changes regions. Since any process which continues to move forward must eventually change regions, there must also be a point after which no process moves forward. Choose an integer alo such that no process moves forward in computation  $z = q_{aq_{a+1}}$ ...

Case 1: the value of V changes infinitely often in z. Since V is changing and no process is moving forward, there must be a process looping infinitely often at location Tl, T8-T9, E0-El, E3-E4, E6, E7 or E8. (Note: looping at T8-T9 includes looping at T9 and alternating between locations T8 and T9. E0-El and E3-E4 have similar

A process looping at Tl will set V to STOP (the "other" branch can be taken only once by assertion g of

The state of the s

Lemma 4.1). But V can only be changed from STOP by a process which is moving forward, which is forbidden by the choice of a. Therefore, a process at Tl cannot assist in changing V infinitely often. Similar arguments show that a process looping at E0-El or E3-E4 cannot change V infinitely often in z.

The only transition which changes V from SO to another counting value without causing a forward move is at E8. But, by assertion a of Lemma 4.1, no process can be at E8 while a process is looping at E6 or E7. Therefore, a process looping at E6 or E7 can contribute only a finite number of changes of V in z. This is also true for a process at E8.

The only remaining possibility is that a process is looping at T8-T9 in z. But an infinite number of iterations of the T8-T9 loop requires an infinite number of iterations of either the E6 or E8 loop, which has already been shown to be impossible in z. Therefore, Case I leads to contradiction.

Case 2: V changes finitely often in z. Then choose b  $\geq$  a so that V is constant in z' =  $q_{b}q_{b+1}\cdots$  Suppose V has a counting value in z'. By assertion g of Lemma 4.1, there must be a process at T8, E0, E2, E3, E5, E8 or E9 in z'. If a process is at E8 or E9, assertions a, b and g of Lemma 4.1 imply that there must also be a process at T8 or

T9. If Pi is at T9 and V#S0, then the next step of Pi will change V, while if V=S0 then the next step of the process at E8 or E9 will change V, contrary to assumption. But if Pi is at T8, E0, E2, E3 or E5 in z', then the next step of Pi will change V, contrary to assumption.

Suppose V=STOP for every id in z¹. Since buff(q) must be non-negative at every id q reachable from  $q_0$  in S, assertion h of Lemma 4.1 implies that some process, Pi, is at T4 or T5 in z¹. But Pi will move forward on its next step, contrary to assumption, so V cannot be equal to STOP. Similar arguments can be made to show that V cannot be any message value other than PREE.

Suppose V=FREE for every id in z¹. By assertions a and b of Lemma 4.1, no process can be in the CN or CE region in z¹. Also, by assertion g of Lemma 4.1, no process can be at location T2 or T4 in z¹. If a process vere at T1 or T3 in z¹ it would move forward on its next step, so all processes must be at locations T0, T5, T6 or T7 in z¹. Then, by Lemma 4.2, buff(q) and main(q) must be zero for every id q in z¹, so, by assertions h and i of Lemma 4.1, no process can be at location T5 or T7 in z¹.

By Lemma 4.3, no executive can be at T6, so idlers(q)=0 for every id q in z¹, which implies that no process is at T6 by assertion j of Lemma 4.1. The only possibility is that all processes are at T0 at q<sub>b</sub>. But then the next process to

take a step will move forward. This contradiction completes the proof.

### emma 4.5

System S is lockout-free.

schedule which exhibits lockout from  $q_0$ , and let  $q_0q_1\dots$  be the id sequence from  $q_0$  by h. Let i e [N] be such that Pi is locked out from  $q_0$  by h. Choose an integer a>0 so that Pi does not move forward in computation  $z = q_aq_{a+1}\dots$  By definition, Pi cannot be at location T0 at  $q_a$ . Also, Pi cannot be in the CN or CE region at  $q_a$ , since this would deadlock the system and contradict Lemma 4.4. Pi cannot be at location T2 or T4 either since V changes value whenever a process changes regions. Therefore, Pi must be at location T1, T3, T5, T6 or T7 at  $q_a$ .

Suppose Pi is at location T1 at  $q_a$ . One way that Pi could be locked out would be for V to have value STOP every time Pi takes a step in z. Since only an executive can set V to STOP, and Pi is the only executive in z by Lemma 4.3, V must be equal to STOP for all of z. But this would deadlock the system, so Pi must see V#STOP an infinite number of times in z. This implies that Pi's local variable idlers will increase without bound, which is impossible by assertion h of Lemma 4.1. Therefore, Pi cannot be at location T1 a  $q_a$ . Also, Pi cannot be at

location T3 at q<sub>a</sub> since this would require that V be equal to STOP for all of z, which has already been shown to lead to contradiction. The remaining possible locations are T5, T6 and T7.

II. Suppose that Pi is at T7 for all of z. Then  $|T7(q_j)| > 0$  for all j2a. By Lemma 4.4, an infinite stream of processes pass through the CE region in z. Suppose one of these processes reaches E2 or B3 at some id  $q_b$ , b2a. Then, by Lemma 4.2 and assertions a, b and g of Lemma 4.1,  $|T7(q_b)| = 0$ , which is a contradiction. Therefore, V#ENTER and V#FREE at any id in z, which implies that no process can go to T7 from T5 and that no executive can go to the CE region from T1 in z.

Since any executive which enters from T0 in z can go no further than T5, there must be an integer c>a such that no executive is in the CE region in z' =  $q_cq_{c+1}...$  Then  $v \neq 0$ 0 in z', so no process can enter T7 in z'.

Since processes passing through the CE region in z' will not execute statement E2, each process will execute E5 and send an ELECT message. Each ELECT message will cause a process to leave T7. But, since the number of processes at T7 is finite and non-increasing in z', every process at T7 (including Pi) must leave T7 in z', contradicting the assumption.

that  $|TS(q_j)|>0$  for all  $j\ge a$ . By the argument in the previous paragraph, there is an integer b≥a such that main $(q_b)=0$ . Then there must be an integer c≥b such that for some  $j\in [N]$ ,  $p_j$  is at E3 at  $q_c$ . Let d be the least integer greater than c such that  $p_j$  is at location E5 at  $q_d$  (d exists by Lemma 4.4). If no process is at T1 at  $q_d$ , buff $(q_d)=0$  by Lemma 4.2, and  $|TS(q_d)|=0$  by assertions g and h of Lemma 4.1, which is a contradiction. Therefore there must be an integer  $x\in [N]$  such that  $p_x$  is at T1 at  $q_d$ .

Let e be the least integer greater than d such that Px is not at Tl at  $q_e$  (Px cannot be locked out at Tl by the earlier argument). If Px is in the CE region at  $q_e$ , then buff( $q_e$ )=0, which again implies that  $|TS(q_e)|=0$ , a contradiction. Thus, there must be a least integer f>e such that Px is at location T5 at  $q_f$ .

Now let g be the least integer greater than f such that for some z e [N], Pz moves from E4 to E5 in the transition  $q_{g-1}^2 > q_g$ . Since Px must be at T5 or T7 at  $q_g$ , assertion b of Lemma 4.3 implies that no process is at T1 at  $q_g$ . But then |T5( $q_g$ )|=0, another contradiction. All possibilities lead to contradiction so, the supposition that Pi stays at T5 in z must be false.

 $\underline{\bf Z6}$  . Suppose that Pi is at T6 for all ids in z. Let b2a be the least integer such that some process Pj, j  $\varepsilon$ 

(N), is at E2 or E5 at  $q_b$ . (Integer b exists by Lemma 4.4.) If no executive exists at  $q_b$ , then idlers( $q_b$ )=0 which implies that IT6( $q_b$ )=0, a contradiction. Therefore, for some x  $\theta$  (N), Px is an executive at  $q_b$ . Since Px will not go to T6 by assertion c of Lemma 4.3, the previous paragraphs imply that it must eventually reach the CE region. Then there must be a least integer c>b such that Px is at E1 at  $q_c$  and Px is not at E1 at  $q_{c+1}$ . But then idlers( $q_c$ )=0 which implies that IT6( $q_c$ )=0 and that Pi cannot be at T6 at  $q_c$ .

## Theorem 4.3

System S (based on program A) is lockout-free and satisfies mutual exclusion.

Assertion a of Lemma 4.1 implies that S is lockout-free. Assertion a of Lemma 4.1 implies that S satisfies mutual exclusion since the critical region is a subset of the CE region.

## Theorem 4.4

There is a critical (1,N) system  $S^*=(V',X',p',q'_0)$  , N21, that satisfies lockout-free mutual exclusion and is memoryless such that  $|V|=\lfloor N/2\rfloor+9$  .

PLOOF: Let S' be identical to S except that all occurences of constants AE, AG and BYE are litally replaced by a new constant, ACK. (This converts Program A into the form given in Burns, et al. (BFJLP78), as

mentioned in an earlier parenthetical comment.) Clearly S' is a critical (1,N)-system which is memoryless and |V'| = |N/2| + 9. Let f map every state in S into the corresponding state of S' by replacing V with ACK if it is AE, AG or BYE and changing local variable M value from AE, AG or BYE to ACK. Then any schedule h of S is also a schedule of S'.

Claim:  $f(r(q_0,h)) = r'(f(q_0),h)$ , where r' is the result function of S'. If not then there is an integer i G [N] and a reachable id q of S such that  $f(r(q,i)) \neq r'(f(q),i)$ . Clearly, the only possibility is that V(q) = AE, AG or BYE and the state of P i at r(q,i) does not correspond to r'(f(q),i). The only transitions for which this might be true are in the CE region. For example, P i might be at location E at q and f(q). If V(q) = AG, P i would not change locations in S but would in S'. But assertion d of Lemma 4.1 shows that this possibilities (and the other similar ones) cannot occur at ids of S which are reachable from  $q_0$ . Therefore the claim holds.

It should be clear that every computation of S' has a corresponding computation in S. By the claim, the region changes in both systems are matched exactly, so S' satisfies lockout-free mutual exclusion.

If k in Program A is changed from  $\lfloor N/2 \rfloor$  to N-1, then a wraparound transition cannot occur (by assertion a of

Lemma 4.3 and the fact that whenever all processes are in their remainder regions, V=FREE). Then no process can reach T1, T2, T3 or T6 and V cannot take on values STOP or GO. Let Program B be the program formed by Setting k to N, removing the statements which include T1, T2, T3 and T6, and deleting the line in statement T0 which references Sk and the lines in T0, T4 and T5 which reference STOP. Also remove any references to STOP and GO in the type definitions and comments. Finally, change all occurences of AE, AG and BYE to ACK and equate Sk with FREE.

## Theorem 4.5

There is a critical (1,N)-system,  $S^*=(V^*,X^*,p^*,q^*_0)$ , which satisfies mutual exclusion and 1-bounded waiting such that  $|V^*|=N+5$ .

B, described above. S\* is a critical (1,N)-system, and V takes on at most N+5 values. All the lemmas proved for system S apply to system S\*, but no wraparounds may occur. Therefore, whenever V=FREE, all processes must be in their remainder regions (at T0). This is the reason that FREE may be equated with Sk.

Suppose that S" does not satisfy 1-bounded waiting. Then there must be a schedule h of S, i  $\in$  [N] and an id g of S reachable from  $q_0$  such that r ocess i 2-waits in comp( $q_0$ ). Let j  $\in$  [N] be such that Pj cycles two times in

99

comp(q,h), and let integer m and n be such that  $1 \le m < n$ ,  $q_m^{1/2} q_{m+1}$ ,  $q_n^{1/2} q_{n+1}$  and Pj is at T0 at  $q_m$  and  $q_n$ . Note that Pj must be at T4 or T5 at  $q_{m+1}$  since  $V(q_m) \neq \mathrm{FREE}$ .

Now Pi cannot be in the CN region or the CE region at  $q_m$ , since it would have to change regions before  $q_n$  is reached in comp(q,h). Pi cannot be at T7 at  $q_m$  because every process at T7 must change regions before Pj can move from T4 or T5. Therefore Pi must be at T4 or T5 at  $q_m$ .

Since Pj moves to T7 in the computation z =  $q_mq_{m+1}\dots q_n$  there must be a point in z at which some process is in the E3-E4 loop. But when this loop terminates at some id  $q_a$ , m<as\_n, buff( $q_a$ ) =  $|T4(q_a)| + |T5(q_a)| = 0$ , so Pi must have moved to T7 at  $q_a$ .

Now Pj is at T4 or T5 at  $q_{m+1}$  and Pi is at T7 at  $q_{m+1}$ . But there must be an id  $q_b$ , b>m, such that main( $q_b$ ) =  $|T7(q_b)|$  = 0 which occurs before Pj moves from T5. But this implies that Pi will change regions before Pj cycles two times, contradicting the assumption and proving that S\* satisfies 1-bounded waiting.

Assertion a of Lemma 4.1 implies that S" satisfies mutual exclusion, so the theorem is proved.

### CHAPTER V

# SYNCHRONIZATION OF MULTIPLE RESOURCES

The results in the preceding chapter addressed problems in which the asynchronous processes had to be excluded from simultaneously accessing a certain portion of their code referred to as the critical region. This may also be referred to as the "l-resource problem". The l-resource problem is motivated by situations in which a resource cannot be safely accessed by multiple processes at the same time. For example, two processes updating the same database concurrently could introduce logical inconsistencies, although no inconsistency would arise if the processes execute their updates in some sequential order.

Another type of exclusion is required when processes share a pool of equivalent input/output devices, such as tape drives. Such devices must normally be dedicated for the use of one process at a time; however, any resource in the pool may be used to satisfy a request. If there are n resources in the pool, this is called the "n-resource problem", and the property required is called "n-exclusion". In this section, the n-resource problem is discussed informally in order to motivate the formal

definitions of the next section.

A system which satisfies n-exclusion will allow n processes (but no more) to be critical at the same time. To avoid degenerate solutions, up to n-1 processes must be allowed to stop in their critical regions without blocking any other process. This property is called "avoiding n-deadlock".

One way to construct an algorithm for the n-resource problem is to reduce the problem to a l-resource problem and apply known solutions (such as those given in Chapter IV) to the latter problem, using an n-valued semaphore for exclusion. A solution of this kind is called the "bank" solution in the following, in analogy to the technique commonly used in banks. (Note: I originally developed a transformation for eliminating the exit region from mutual exclusion algorithms. Mike Fischer [FLBB79] generalized the technique to the bank algorithm described here.) In a bank, a single queue of customers waiting for service by several tellers is often used. The person at the head of the queue checks to see if one or more tellers are free, and if so, goes to any free teller.

The bank solution may be implemented for asynchronous processes by using a solution to the 1-resource problem (such as Programs A and B in Chapter IV) to select processes one at a time. The selected process waits (if neces-

THE REAL PROPERTY.

its critical region. The count of the number of processes which hold resources (i.e., processes which are in their critical regions) is kept in an additional variable which ranges from zero to n. Note that, since test-and-sets are used for accessing the shared variables, the added variable may be combined with the existing shared variable, if desired. More precisely, the transformation of the programs in Chapter IV is described in Figure 5-1. W is the new shared variable which is initialized to zero and ranges from zero to n. This transformation is used to prove Theorem 5.1, which shows that an n-resource problem can generally be reduced to a 1-resource problem with an increase in the shared memory size of only a factor of (n+1). A corresponding lower bound is proved in Theorem

The bank solution has a rather subtle defect which becomes apparent when several tellers become free at the same time. If m22 tellers are free, it would be desirable for the next m people in the queue to go immediately to m tellers. The bank solution requires them to file past the head of the queue one at a time. If the person at the head of the queue is very slow, others are slowed down unnecessarily. Indeed, if the person at the head of the queue "fails", then the whole system becomes blocked.

- 1. Replace all "goto CRITICAL" statements with "goto SELECT".
- Replace the statement labeled "CRITICAL" by: SZIECT: LESE W until j setto j+l (\* 0<j<n \*) endlesi;
- . Replace all "goto REMAINDER" statements with "goto CRITICAL".
- 4. Insert the following at the end of the algorithm. CRIT.CAL: (\* critical region \*) Lest W until (\* 0<j≤n \*) acted j-1 (\* 0<j≤n \*)</p>

Bank Transformation (Fischer)

Figure 5-1

Note that the notion of failure used here does not imply any detectable malfunction. A failed process simply stops taking steps. This is quite different from the kind of failure considered by Rivest and Pratt [RP76] and peterson and Fischer [PF77]. In these papers, when a process fails it goes to a predetermined state and sets a shared variable to a value indicating failure. For the type of failure used here, it is impossible to determine, in any finite portion of a computation, whether a process has failed or is only running very slowly.

An algorithm is "m-robust" if it continues to operate properly (processes trying to change regions eventually do so with the appropriate fairness conditions) while fewer

than m processes fail in their trying or exit regions.

Theorem 5.2 states that there is an algorithm which is

m-robust and uses only O(N) values of shared memory for
synchronizing N processes. A corresponding lower bound is
given in Theorem 5.4.

enabled without taking any action of its own. Thus, failed The fairness conditions defined in Chapter II are not tion which depends on this (such as bounded waiting) cannot is "enabled" when it can change regions without waiting for forever. New fairness conditions are therefore defined in A process process will never change regions, so any fairness condiprocess. The key distinction between enabling and actual region changing, which is exploited by the algorithm upon which Theorem 5.2 is based, is that a process can become terms of processes becoming "enabled" to change regions, be maintained if other processes are not to be blocked any other process, and cannot be blocked by any other compatible with the concept of robustness. A failed processes can be made to "make progress" through the rather than in terms of actual region changes. actions of the other processes in the system.

The lower bounds results (Theorems 5.3 and 5.4) given here were developed independently by myself, although they have already appeared as part of joint work with M. J. Fischer, N. A. Lynch and A. Borodin [FLBB79]. I

wish to thank my co-authors for help in polishing the results. The definitions given here are similar but not identical to those in the cited work.

## Formal Definitions

In the following definitions, m, n, M and N are positive integers, b is a non-negative integer and S is a critical (M,N)-system.

does not occur in h", then final(i,q,h) = r(q,h'). If Pi does not occur in h", then final(i,q,h) is undefined. A schedule h of S is m-admissible from id q of S provided lii e [N]: Pi halts in h & final(i,q,h) e  $T_1$  U  $E_1$  | < m. Note that "1-admissible" is equivalent to "R-admissible" defined in Chapter II, except that processes are allowed to stop in the critical region as well as in the remainder region. Intuitively, a schedule is m-admissible if less than m processes fail in the trying and exit regions.

For any id q of S let T(q) = { i : Xi(q) e Ti }, C(q) = { i : Ci(q) e Ci }, E(q) = { i : Ei(q) e Ei} and R(q) = { i : Ri(q) e Ri }. An id q of S violates Ansexclusion if (C(q) / > n. S satisfies n-exclusion if no id of S reachable from q<sub>0</sub> violates n-exclusion. The critical region is said to be full (when S satisfies n-exclusion) at any id q of S such that (C(q) / = n. Note

that "l-exclusion" is equivalent to "mutual exclusion" defined in Chapter II.

The following series of definitions lead up to the definition of "(m,n)-deadlock-free", which is needed for Theorem 5.2 and Theorem 5.4. Theorem 5.2 is included only to give a counterpoint to the lower bound of Theorem 5.4. For motivation and explanation of the following definitions, the reader is urged to consult Fischer, et al. [FLBB79].

Let g be an id of S and G be a subset of T(g) (respectively, of E(g)). G is C-group-enabled (respectively, R-group-enabled) at g provided for all schedules h in which each i e G appears at least once, at least |G| distinct processes go directly from trying region to remainder region) in comp(g,h). (Thus, a process not in G may prevent one in G from making a region change by making a change in its place, but this is all the damage such a process can do.) C-allocation(g) (respectively, R-allocation(g)) = max ( |G| : G is C-group-enabled (respectively, R-group-enabled) at g).

Let q be an id of S and h be a schedule of S. Schedule h exhibits [m.n]-deadlock from q provided a through d hold. Let z = comp(q,h).

a. h is infinite and m-admissible from q.

- b. No process changes regions in z.
- c. C-allocation and R-allocation do not change in z.
- At least one of dl and d2 holds.
- dl. |T(q)| > C-allocation(q) and

C-allocationq) + C(q) < n.

d2. |E(q)| > R-allocation(q). S is (m,n)-deadlock-free provided there do not exists an id q of S reachable from  $q_0$  and a schedule h of S such that h exhibits (m,n)-deadlock from q.

Let i @ [N]. Pi is <u>critical-enabled</u> (respectively, <u>remainder-enabled</u>) at an id q of S provided for all finite schedules h of S not containing i, Pi is in its critical region (respectively, remainder region) at r(r(q,h),i).

Let CEn(q) (respectively, REn(q)) denote ( i @ [N] : Pi is critical-enabled (respectively, remainder-enabled) at q).

A finite schedule h of S is an enabling achedule for Pi from q if i & CEn(q) U REn(q) and i & CEn(q') U REn(q'), where q' = r(q,h). Pi becomes enabled in comp(q,h) provided h =  $h_1h_2h_3$  with  $h_2$  an enabling schedule for Pi from r(q,h<sub>1</sub>).

Pi b-waits for enabling for Pj in comp(q,h) provided i e (T(q) - CEn(q)) U (E(q) - REn(q))), Pi does not change regions or become enabled in comp(q,h') for any prefix h' of h and Pj cycles b times in comp(q,h).

S satisfies <u>b-bounded waiting for enabling provided</u> there do not exist an id q of S reachable from  $q_0$ , a schedule h of S and i and j e [N] such that Pi (b+1)-waits for enabling for Pj in comp(q,h).

A system S is <u>order preserving</u> provided that the order of entry to the critical region is the same as the order of return to the remainder region for all computations from q<sub>0</sub>. S has <u>null exit regions</u> if E<sub>1</sub> is empty for all i e [N].

## Upper Bounds

Two theorems are given in this section which provide upper bounds on the number of shared values required to solve the generalized exclusion problem for bounded waiting and bounded waiting for enabling. The next section given corresponding lower bounds.

### Lemma 5.1

Let  $S = (V,X,p,q_0)$  be any critical (M,N)-system which is (1,1)-deadlock-free and order preserving. Let  $S' = (VxW,X',p',q_0')$  be the system constructed by the transformation of Figure 5-1. Then S' has null exit regions, satisfies n-exclusion, and is (1,n)-deadlock-free. Furthermore, if S satisfies b-bounded waiting then so does S'.

Proof sketch: Clearly, S' has null exit regions.

Let W(q) be the value of shared variable W at id q of S'. It is easy to show that  $|C(q)| \approx W(q)$  for every id q reachable from  $q_0'$ , which implies n-exclusion since W is bounded above by n.

A total mapping, f, can be defined from the computations of S' from  $q_0$  to the computations of S from  $q_0$  which preserves the order of process region changes. Suppose f(comp( $q_0$ ,h')) = comp( $q_0$ ,h). Then h is the same as hexcept that all steps which correspond to waiting for W to be less than n in S' and the single step that each process makes which reduces W as the process moves to its remainder region are removed. Since S is order preserving, every region are removed. Since S is order preserving, every region change in comp( $q_0$ ,h) has a corresponding region change in f(comp( $q_0$ ,h)). This implies that S' is (1,n)-deadlock-free and also that if S satisfies 1-bounded waiting, then so does S'.

## Theorem 5.1 (Pischer)

Let n and N be positive integers,  $1 \le n \le N$ . There exists a critical (1,N)-system  $S'*(V',X',p',q'_0)$  which has null exit regions, satisfies n-exclusion, is (1,n)-deadlock-free and satisfies 1-bounded-waiting such that |V'| = (n+1)(N+5).

**Proof aketch:** Let  $S=(V,X,p,q_0)$  be the system corresponding the Theorem 4.5 in Chapter IV. S satisfies 1-exclusion, is (1,1)-deadlock-free and satifies 1-bounded

waiting, and |V| = N+5. S also has the property of mutual exclusion over the union of the critical and exit regions, so S is order preserving. Apply Lemma 5.1 to S to find S' as required.

The next theorem refers to an algorithm which continues to operate correctly as long as at most m-1 processes stop in the trying or exit region. This is accomplished by always having m processes maintain current copies of the shared system information. For more details, see Pischer, et al. [PLBB79].

## Theorem 5.2 (Fischer, et al.)

Let m, n, M and N be positive integers, 1  $\le$  n  $\le$  N. There exists a critical (M,N)-system S=(V,X,p,q\_0) such that S satisfies n-exclusion, is (m,n)-deadlock-free and satifies 1-bounded-waiting for enabling and such that |V| is O(N).

## Lower Bounds

The next theorem give the lower bound corresponding to Theorem 5.1. The lower bound (n(N-n)) is quite close to the upper bound of the algorithm of the previous section ((n+1)(N+5)), so there is apparently little room for improvement with regard to shared space.

## Theorem 5.3

The second section is a second

Let b, n, M and N be integers such that IsnsN, IsM

and  $0 \le b$ . Let  $S=(V,X,p,q_0)$  be a critical (M,N)-system such that S has null exit regions, satisfies n-exclusion, is (1,n)-deadlock-free and satisfies b-bounded waiting. Then  $|V| \ge n(N-n)$ .

full). Then each of Pl,..., Pi takes one step, going to its region is not full at  $q_{i,j}$ , and PN has not appeared in the -deadlock-free). Fix integers i and j, 1ζiζn, 0ζjζN-(by the n-exclusion property since the critical region is processes in their remainder regions (q exists since S is Pn+1,...,Pn+j takes one step, moving to its trying region Pl, 2, ..., Pn in turn goes to its critical region (by the Pn+j+l,...,PN in their remainder regions, Pi+l,...,Pn in their critical regions and Pn+1,..., Pn+j in their trying regions. (See Figure 5-2.) In particular, the critical (1,n)-deadlock-free property) and stops. Next, each of n-1. Construct a schedule as follows. From q, each of Proof: The theorem is trivial for n=N, so assume remainder region (since S has null exit regions). The resulting id is denoted by  $q_{i \ j}$ ; it has Pl,...,Pi and Let q be an id of S reachable from q with all described schedule from q to  $q_{i,j}$ .

PN-1 to T	V V (1-N,1)p	> [	· • - :	g(n,N-1)
ž i	÷		:	:
Pn+j to T	ا ۷ (زر,1)	· · - > f	:	q(n, j)
Δ,	:	,	•	:
×~	> Â	• • - > =	· · - :	<b>&gt;</b> 🗀
to 1	, v q(1,1)	· · - > (;	r	g(n,1)
Pl,,Pn to C Pn+1 to T q> x> x	(0,1)P	· · · · › · · · · · · · · · · · · · · ·	· ·-:	g(n,0)
100		, )	r r	ď,
P.	Pl to R:	Pi to R	Pn to R	
P1,	P1 4	Pi t	Pn t	

Constinction of Ids Used in Theorem 5.3

Figure 5-2

If all of the values  $V(q_{i,\,j})$  are distinct, the theorem holds (i ranges over n values and j ranges over N-n values), so assume the contrary. There are two cases.

schedule h of S as follows. Starting from  $q_{i,j}$ , Pn+1,...,Pn+j go through critical regions to the.r remainder regions (by the (1,n)-deaulock-free property) and stop. Then PN cycles b+1 times fron remainder to critical region. (again by the (1,n)-deadlock-free property).

But  $q_{r,s}$  looks like  $q_{i,j}$  to Pn+1,...,Pn+j and PN, so h causes the same behavior i.sm  $q_{r,s}$ . Then Pj+1 (b+1)-waits for Pn and b-bounded waiting is violated.

Case 2:  $V(q_{1,j}) = V(q_{r,j})$  and i < r. Construct a

processes in the set (Pl,...,Pi) U (Pn+1,...,PN) move into their critical regions and stop. (There are sufficiently many processes because n<N.) This is possible because only n-r (< n-i) processes are critical at  $q_{r,j}$  and no process other than those in the given sets is in its trying region at  $q_{r,j}$ . Since  $q_{i,j}$  looks like  $q_{r,j}$  to Pl,...,ri and Ph+1,...,PN, h causes the same behavior from  $q_{i,j}$ . But Pi+1,...,PN are critical at  $q_{i,j}$ , so h applied from  $q_{i,j}$  causes a violation of n-exclusion.

The next theorem gives the lower bound corresponding to Theorem 5.2. The two bounds are not nearly as close as in the previous case (the constant coefficient for the bound of Theorem 5.2 is exponential in each of m and n). Thus there is considerable room for improvement in the following result. Note that the value of m does not appear in any of the arguments.

## Theorem 5.4

Let b, m, n, M and N be integers such that  $1 \le n \le N$ ,  $1 \le m$ ,  $1 \le M$  and  $0 \le b$ . Let  $S^{\alpha}(V,X,p,q_0)$  be a critical (M,N)-system such that S satisfies n-exclusion, is (m,n)-deadlock-free and satisfies b-bounded waiting for enabling. Then  $|V| \ge n(N-n)$ .

 $\underline{\textbf{Proof:}} \quad \text{The theorem is trivial for n=N, so assume} \\ \textbf{n<N.}$ 

critical regions and all other processes in their remainder critical or critical-enabled). The resulting id is  $q_{1+1,1}$ . ing would be violated). Then Pi+1 takes one step, entering any other process taking a step (by the (m,n)-deadlock-free to become critical-enabled (or b-bounded waiting for enablone step, entering its trying region. The resulting id is critical regions and go to their remainder regions without which appear in order in comp(q,h). Each  $q_{j,1}$  has the i-1 critical, stopping in the critical region. This forces Pi  $\mathfrak{q}_{1,1}$ . Assume inductively that  $\mathfrak{q}_{i,1}$  has been defined, i < Let q be an id of S reachable from  $q_0$  such that all turn enters its critical region and stops. Then Pl takes property). Then Pi+2 cycles b+1 times from remainder to regions, Pi in its trying region, Pi+1,...,Pn+1 in their processes are in their remainder regions at q. Define a Namely, starting at q, each of P2,..., Pn+1 in "primary" schedule h and a sequence of ids  $q_{1,\,1}$ ,  $1 \le i \le n$ , its trying region (since n processes are already either processes Pl,..., Pi-l critical-enabled in their trying n. Starting at  $q_{i,1}$ , both Pi+l and Pi+2 leave their

-> q(n,1)	->	q(n,2)	•->	q(n, j)	•~>	d(n-N-n)
:		:		:		:
qq(1,1) ->> q(i,1) ->> q(n,1)	->	9(1,2)	•-=	q(i,j)	•~- >	q(i,N-n)
:		:		:		:
q(1,1) ->	- >	q(1,2)	·-:	q(1,1)	• • • •	q(1,N-n)
Î	to T		to I		to I	
Ь	Pn+2 to T		Pn+j to T		M	

Construction of Ids Used in Theorem 5.4 Figure 5-3

Now fix integers i and j, l $\leq$ 1 $\leq$ 1 $\leq$ 1. Construct a "secondary" finite schedule as follows. Starting at  $q_{1,1}$ , each of Pn+2,..., Pn+j in turn takes one step, entering its trying region since n processes are either critical or critical-enabled at  $q_{1,1}$ . Call the resulting id  $q_{1,j}$  (see Figure 5-3). Each  $q_{1,j}$  has Pl,..., Pi-l criticalenabled in their trying regions, Pi+1,..., Pn+1 in their critical regions, Pi and Pn+2,..., Pn+j in their trying regions and all other processes in their remainder regions. If all of the V( $q_{1,j}$ ) are distinct the theorem holds, so assume the contrary. Their are two cases.

Case 1:  $V(q_{i,j}) = V(q_{r,8})$  and i < r.  $P1, \ldots, Pi$  are all critical-enabled in their trying regions at  $q_{i,j}$ , so that the schedule  $h_1 = 12\ldots i$  applied to  $q_{i,j}$  moves

Pl,...,Pi to their critical regions. None of Pl,...,Pi takes a step either in the defined secondary schedule from q<sub>i,1</sub> to q<sub>i,j</sub>, or in h from q<sub>i,1</sub> to q<sub>r,1</sub>, or in the secondary schedule from q<sub>r,1</sub> to q<sub>r,8</sub>. Thus, q<sub>i,j</sub> looks like q<sub>r,8</sub> to Pl,...,Pi, and so h<sub>1</sub> has the same effect when applied from q<sub>i,j</sub>. But Pi+1,...,Pn+1 are critical at q<sub>i,1</sub> and therefore also at q<sub>i,j</sub>. Thus, h<sub>1</sub> applied from q<sub>i,j</sub> causes a violation of n-exclusion.

schedule  $h_1$  as follows. Starting at  $q_{i,j}$ , all processes not in their remainder regions, Pl,...,Pn+j, go to their remainder regions and stop. Then Pn cycles from remainder to critical b+1 times. Since  $q_{i,s}$  looks like  $q_{i,j}$  to Pl,...,Pn+j, the behavior of these processes is the same when  $h_1$  is applied from  $q_{i,s}$ . But Pn+s is in its trying region at  $q_{i,s}$  and remains there throughout the application of  $h_1$ . Moreover, Pn+s is not critical-enabled at  $r(q_{i,s},h_1)$  because the n processes Pl,...,Pn are critical at this id. Thus b-bounded waiting for enabling is violated.  $\square$ 

Note that neither Theorem 5.3 nor 5.4 directly implies the other, although their statements are very similar. This is because b-bounded-waiting for enabling in Theorem 5.4 is more stringent than b-bounded-waiting in Theorem 5.3, whereas Theorem 5.3 includes the condition of null exit regions, which is not present in Theorem 5.4.

### CHAPTER VI

# SYNCRONIZATION IN A RING NETWORK

In single processor systems, the traditional measures for the performance of algorithms have been the amount of time and space required. In distributed systems, communications cost is also of interest. In this chapter, the number of messages required to solve a problem in a distributed system will represent communications cost. If all messages are about the same size, then this measure is comparable to costs that might be incurred on a packet switching communications network.

The network which connects together processes in a distributed system can be thought of as a graph (or multigraph). One important kind of network has a cycle as its related graph. This kind of network is called a ring and is the only type of network which will be considered here. The examination of network which correspond to more complex graphs will be left for future work.

Le Lann [LeL77] considers a system of asynchronous processes which communicate by passing messages. The processes are connected in a ring which allows messages to be sent in only one direction. (That is, each process can send messages to its left neighbor. A message which is

passed along from process to process will visit every process.) Mutual exclusion is provided in the system by a single control token which is circulated among the processes; only the process with the token can execute a critical section. Le Lann gives an algorithm which allows the system to generate a new token at system initialization or after the token is lost (by the failure of some

Assume that the control token is lost, and that all active processes become aware of this fact (by some timeout mechanism). The algorithm must then generate exactly one control token within finite time. Since a process cannot know, in general, which other processes are active, assume that each process begins the algorithm knowing only its own (unique) identifier and the fact that it is in a ring.

Also assume that each process executes at a finite, non-zero rate (the rate of each process is independent and the rates may vary with time), that no messages are lost and that all messages are delivered within a finite time after they are sent. Le Lann's algorithm, discussed below, also requires the assumption that messages are delivered in the same order that they were sent.

In Le Lann's algorithm an election, conduct\*d as follows, is held to determine which process is to create the control token. Each process sends a message containing

its own identifier around the ring. It also records the identifiers from messages which it helps to send around the ring. When the process's own identifier returns, it checks to see whether it has the highest priority (based on an ordering of identifiers) among the active processes. If so, it creates a control token and stops the election.

ordering of process identifiers around the ring. Hence, it permutations of priorities are equally likely) by modifying Chang and Roberts [CR77] show that this can be improved to retransmit the messages of lower priority processes (which algorithms the number of messages sent depends only on the Since every probe always goes all the way around the of processes. Thus, a message which is forwarded all the 'message sent" every time a message passes between a pair N is the number of active processes, (Note: we count a Chang and Roberts algorithm still sends  $O\left(N^{2}\right)$  messages. could not win the election anyway). In the worst case, the algorithm so that higher priority processes do not is unnecessary to consider various interleavings when analyzing either of these algorithms.) Both of these way around the ring would count for N messages sent.) Le Lann's algorithm always sends N<sup>2</sup> messages, N log N in the average case (assuming all possible For both Le Lann's and Chang and Robert's algorithms send messages in only one direction.

which "wraps around" the ring. This process then creates a algorithm uses no more than 16N + 8N log N messages, where Eventually, the highest priority process will send a probe sent. If a process with a higher priority than the probe first probe is sent distance one, i.e., to its immediate neighbors). (A <u>probe</u> is conceptually a message which is sending "probes" a fixed distance in each direction (the passes in the worst case (messages may be sent in either passed from process to process around the ring.) After ooth probes are acknowledged with an indication that no distance, the distance is doubled and another probe is which solves the problem using only O(N log N) message Hirschberg and Sinclair [HS79] give an algorithm sees it, a negative acknowledgment is returned, which direction around the ring). The bound is obtained by causes the originating process to stop sending probes, process of a higher priority occurs within the given control token and takes control of the system. N is the number of processes in the ring.

The next section introduces a model to describe message passing systems which are connected as rings. This is followed by a section defining Le Lann's problem in terms of the model. An improved version of Hirschberg and Sinclair's algorithm which sends no more than 4N + 6N log N messages (for N processes) is given next. The final

87

messages must be sent in the worst case for any solution with N processes.

#### Rings

A language has not yet been agreed upon with which to describe problems in distributed systems. A model will be given here for cyclically connected processes communicating by sending messages. A more general, and formal, model of distributed systems is given in Burns (Bur80).

**Each process also has a designated state called the <u>initial</u>** the sending process depend (deterministically) only on the left-sends, right-sends, left-receives and right-receives. state of the process. A right-send behaves symmetrically. process has a left and a right input queue. The yalue of an input gueue is a seguence of <u>messages</u>, where a message is a element of an implied universal set of messages. A (The details of the definition of sending process. The message sent and the next state of the state transition system will be omitted. See Burns input gueue of the process connected to the left of the A two-way process is a state transition system in [Bur80] for a more complete treatment.] Every two-way left-send causes a message to be appended to the right which the possible transitions can be partitioned in state of the process.

A left-receive attempts to receive a message which was previously sent to it by the process to its left (and so is in its left input queue). Right-receives are symmetric to left-receives. From the point of view of the process, this is a deterministic transition. A value is read from an external source, this value is either a message or a special null value indicating that no message is "ready". The choice of which message is chosen from the input (or whether any message is chosen) depends on the type of ring system chosen, as explained below. When a message is received, it is deleted from the input queue.

Note the somewhat subtle distinction between a receive transition and receiving a message. A process executes a receive transition whenever an attempt is made to receive a message, but it receives message only when this attempt is successful. There is no corresponding ambiguity with sends since they always succeed in adding a message to the appropriate input quese.

An N-Ling is an N-tuple, R \* (Al,A2,...,AN), of N two-way processes. An instantaneous description id) of ring R \* (Al,...,AN) consists of a state and two queues of message values for each process Ai, i € (N). The initial id of R, initial id of R, initials id of R. initials id of R. initials id of R. initials id of R. initials is and the empty queue for each input queue of each process of R and the empty queue for each input queue of

In a Le Lann's algorithm (discussed earlier) think of these as being different types of networks, since In an ordered ministically) either the oldest element in the input gueue value if and only if the queue is empty. The lower bound delay-free ring, a receive transition always chooses the oldest element from the input queue and chooses the null messages may be delayed arbitrarily and delivered in any queue or the null value. This models a system in which receive transition may choose any element in the input the definition of individual processes is unaffected. Three types of rings are defined, each of which Ling, a receive transition always chooses (non-deterorder. The upper bound result given below works for handles the receive transition in a different way. works for ordered rings. In an unrestricted ring, result given below is for delay-free rings. or the null value. unrestricted rings.

Computations for rings will be specified in a way similar to the way computations were specified for (M,N)-systems in Chapter II. However, in addition to specifying which process is to take the next step, the non-deterministic choice involved in receiving messages (in ordered and unrestricted rings) must also be resolved. Therefore, the components of a schedule of a Ling must designate which process is to take the next step and, for

727 ( 34

ordered rings, decide whether to choose a message or the null value for a receive transition. In an unrestricted ting, a choice of which message to receive must also be made. The details of specifying schedules of rings are omitted. However, we will assume that processes are represented by name, rather than position, and that the selection of which message to receive (if needed) is made by position in the input queue. (For example, a non-negative integer might be used to specify the choice. A value of zero or greater than the length of the queue would sclect "no message ready".)

Let q be an id and h be a schedule of ring R.

Borrowing the notation of Chapter II, we let comp(q,h) designate the computation of R beginning at id q which is specified by schedule h. (The definition of schedules could vary for different types of rings. We will assume that the type of ring is understood and that an appropriate form for schedules is chosen.) Also, if h is finite, let r(q,h) designate the final id of R occurring in comp(q,h). Define msgs(q,h) to be the number of send transitions which occur in the computation from q by h. Define MsGS(R) = max (msgs(initid(R),h): h is a schedule of R).

We will only consider computations in which all processes continue to function and in which no message is left forever in an input queue while a process attempts to

receive it. A schedule h of ring R is fair from id g if every process of R takes an infinite number of steps in comp(q,h) and if every message in an input queue for which there are an infinite number of corresponding receive transitions in comp(q,h) is received in comp(q,h). In a delay-free ring, any schedule in which no process halts is automatically fair. Note that it is possible for a message to remain unreceived if the process which is to receive it only tries (executes the appropriate type of receive) a finite number of times.

## The Election Problem

An election process is a process with a distinguished subset of states called election states. Let R = (Al,..., AN) be a ring composed of election processes. R is said to solve the election problem if for every schedule, h, of R which is fair from initid(R), there is one and only one if E (N) such that Ai reaches an elected state in comp(initid(R),h).

The above definition captures the idea of electing a process in a particular xing, but Le Lann's problem requires that the election work for any arrangement of processes. In addition, the processes are not supposed to have prior knowledge of the number of other processes in the ring or of their identity. These conditions are described by the next definition.

If P is a set of two-way processes and R = (Al,..., AN) is a ring such that Ai & P for each i & IN) and such that all the Ai are distinct, then R is chosen from P. Let P be a countably infinite set of two-way election processes. If every ring R chosen from P solves the election problem, then P solves the general election problem.

## The Algorithm

dir". If the attempt is successful, variable "msg" is set Figure 6-1 defines an infinite set of processes, one true". If no message is received, the function has value called "process\_I". The notation of the algorithm should receive to be attempted from the input queue in direction be clear except, perhaps, for the instruction "send" and the function "receive". The "send (dir, msg)" instruction sent to the input queue in the direction given by "dir". model. The "elected" states of each process are exactly for each integer. The process with priority value I is The Boolean valued function "receive(dir,msg)" causes a causes a message with the value in variable "msg" to be to the value of the message, and the function has value "false". It can thus be seen that "send" and "receive" correspond to the send and receive transitions of the those in which variable "elected" is true.

```
send(all, ack do for the send f
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         maxFil:=mpri;
mdist:=mdist-;
if mpri=1 then elected:= true
else if mdist > ) then
send(mdist > ) then
                                             (* I is unique for each process
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         else sand(rev(adir),mmsg)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             dir, mdir : direction; direction; begin rev( dir : direction): direction;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         while true do begin send (dir, msg); (* send probe *)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     if dir = left then rev := right else ray := right end:
                                                                                                                                                                                               mpri : integer;
mdist : integer
program process I; (* I is unique
tZpe direction = (left, right);
message = record : intege
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            := 2*msg.mdist;
:= rev(dir);
                                                                                                                                                                                                                                                                                                                                                 mexpri, dist : integer;
elected, ack : Boolean;
msg, mmsg : message;
dir, mdir : direction;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         := left;
:= false;
                                                                                                                                                                                                                                                                                                   end;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    msg.mpri := I;
msg.mdist := I;
                                                                                                                                                                                                                                                                                                                                            var mexpri, dist
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 msg.mdist
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           elected
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               maxpri
```

Solution to the General Election Problem

Fijure 6-1

sent back if it does not encounter a priority with a higher (An acknowledgment is represented by a message with the same process goes twice as far as the last and moves in The algorithm solves the general election problem for the opposite direction. The probes of the process with the other process can become elected since the highest priority unrestricted rings. When a ring is formed from any subset of the above defined processes, it will execute as follows remaining distance that it is to be sent.) A probe goes a a probe is received by its originating process.) Also, no priority process to become elected. (Election occurs when processes. The solution is thus easily seen to be correct a distance field of zero.) Each successive probe sent by fair schedule), and the acknowledgment will always return fixed distance around the ring, and an acknowledgment is highest priority value will always be acknowledged (in a contains the priority of the originating process and the therefore eventually go all the way around the ring and reach the originating process, which causes the highest process will not pass on messages from lower priority in that it elects exactly one process in finite time. elected by sending probes around the ring. (A probe (from the initial id). Each process tries to become to the originating process. One of its probes will

Notice that the solution is designed specifically to solve the general election problem as formally specified. Details necessary for a more generally useful solution have been omitted. For example, additional types of messages are needed to terminate the election in order to do further useful processing.

The given solution is very similar to the previously described Hirschberg and Sinclair algorithm. The main differences are that probes are sent for a given distance in only one direction, which alternates on successive probes, and there is no negative acknowledgment for processes which cannot win the election (that is, probes of losing processes are "swallowed"). These modifications provide an algorithm which has better worst case performance than Hirschberg and Sinclair for any given arrangement of processes, although the order of Hirschberg and Sinclair's result has not been improved.

## Theorem 6.1

There exists a solution, P, to the general election problem such that for any positive integer N and any unrestricted N-ring, R, chosen from P, MSGS(R)  $\le$  4N + 6N

Proof: Let P = {process\_1 : 1 is an integer). Let
R = (Al,...,AN) be any N-ring chosen from P, and let
pri = I, where Ai = process\_1 for i P [N]. It has been

A CONTRACTOR OF THE

argued that R solves the election problem. It will now be demonstrated that R will use no more than  $4N+6N\log N$  send transitions in doing so.

In order to compute the number of messages sent, all messages caused by probes which are sent with the same initial distance value by the various processes are grouped together. Probe-set i consists of all probes which are originated with a distance field of 2<sup>i</sup>. Thus, the first probes sent by each process are part of probe-set 0. The processes which receive an acknowledgment of their first probe will send probes in probe-set 1, etc. Let S(i) be the set of processes which can send probes (in any computation for ring R) in the ith probe-set and let s(1) = 1S(i)1, (initially, all processes send probes, so s(0)=N). Note that probes from different probe-sets may overlap in time.

Claim: The following inequality holds.

$$s(i) < N/(2^{i-2})$$
 for  $i > 1$  (6.1)

Suppose there are two processes, q and r, in S(i) such that there are fewer than  $2^{1-2}$  processes between q and r in R. But q and r have each sent successful probes distances of at least  $2^{1-2}$  in each direction in order to be in S(i). But this implies that  $\operatorname{pri}(q) > \operatorname{pri}(r)$  and  $\operatorname{pri}(r) > \operatorname{pri}(q)$ , which is impossible. Therefore, there are at least  $2^{1-2}$  processes between every pair of processes in S(i).

This implies that  $N \ge s(i) * (2^{-2}+1)$ , so the claim holds.

97

We charge each probe- ith all the messages in sending the probes and ret ig acknowledgments of that set. Every probe in prob et i which is acknowledged accounts for 2\*2<sup>1</sup> messages. A probe which is not acknowledged can cause at most 2<sup>1</sup> messages to be sent. Thus, the total number of messages sent for probe-set i is given by Cost(i) as follows:

Cost(i)  $\le 2^*(2^{\frac{1}{2}}) * 8(i+1) + (2^{\frac{1}{2}}) * (8(i) - 8(i+1))$ =  $8(i) * 2^{\frac{1}{2}} + 8(i+1) * 2^{\frac{1}{2}}$  Let k = ceiling(log N). Note that S(i) is empty for i greater than k, so Cost(i) = 0 for i > k. The total number of messages sent, Total, can now be bounded as follows.

Total = Cost(0) + Cost(1) + ... + Cost(k)  $\leq s(0)*2^{0} + s(1)*2^{0} + s(1)*2^{1} + s(2)*2^{1} + ... + s(k-1)*2^{k-1} + s(k)*2^{k-1} + s(k)*2^{k}$ 

 $\leq$  s(0) + 3\*s(1)\*2^0 + 3\*s(2)\*2^1 + ... Now substitute N for s(0) and s(1), and N/(2^1-2) for s(i) for i>1, by the claim.

Total  $\leq N + 3*N + 3*[N*2^1/(2^0) + ... + N*2^{k-1}/(2^{k-2})]$   $\leq N*N + 3*[2*N + 2*N + ... + 2*N]$  $\leq 4*N + 3*[2*N + (k-1)]$ 

< 4\*N + 6\*N\*(10g N)</p>

This completes the proof of the theorem.

The preceding analysis is conservative for N much smaller than the next higher power of two. For a power of two, we get the following, sharper result.

Theorem 6.2

There exists a solution, P, to the general election problem such that for any positive integer N which is a power of two and any N-ring chosen from P, MSGS(R)  $\leq$  N + 3N log N.

**PLOOL:** Let N be any positive integer which is a power of two and let P and R be as in the proof of Theorem 6.1. The claim of the theorem can now be strengthened to  $s(i) \le N/(2^{i-1}) = 2^{K-i+1}$  for it

since s(i) is integral. Substituting this tighter value
into the formula for Total gives;

Total  $\leq s(0) + 3*s(1)*2^0 + 3*s(2)*2^1 + 3*s(k)*2^{k-1}$   $+ 3*s(k)*2^{k-1}$   $\leq N + 3*N + 3*(2^{k-2+1})*2^1 + ...$   $+ (2^{k-k+1})*2^{k-1}$  $\leq 4*N + 3*12^k)*(k-1)$ 

≤ N + 3\*N\*(10g N)

X 4\*N + 3\*N\* (log N) - 3\*N

This completes the proof. []

ર ક્ર

We conjecture that the actual worst case number of messages sent for arbitrary N is bounded by N + 3N log N. This is supported, by not proved, by the following

Let P = {process\_I : I is an integer}, and let R be any N-ring chosen from P. Let h(N) be the number of messages which will be caused in R by the highest priority process in R. (A message is <u>caused</u> by a process if it results from a probe which was originated by the process.)

We write h as a function of N rathey than R since the value of h(N) is the same for all N-rings chosen from P.

Clearly, h(1) \* 1. For H>1, the highest priority process will send probes of distances 2<sup>0</sup>, 2<sup>1</sup>, 2<sup>2</sup>,...,

2 Log (N-1)J (each of which will be acknowledged), and a final probe which will go all the way around the ring.

Therefore,

h(N) = 
$$2*(2^0 + 2^1 + \dots + 2^{\lfloor \log (N-1) \rfloor})$$
 +  
=  $2*(2^{\lfloor \log (N-1) \rfloor} + 1 - 1) + N$   
=  $4*2^{\lfloor \log (N-1) \rfloor} + N - 2$ 

The maximum number of messages sent in R by any process other than the process with the highest priority is determined only by how close the process is to processes with higher priority. Let p be a process of R which is does not have the highest priority. The process which is the closest to p on p's left and which has a higher

priority than p is the left boundary of p. The similar process to p's right around the ring is the <u>right boundary</u> of p. The part of the ring which is between the left boundary of p and the right boundary of p (including p but not either boundary) is the <u>segment of p.</u> The length of a <u>segment</u> is the number of processes that it contains. Let <u>f(n)</u> be the maximum number of messages sent in any segment of length n in any ring chosen from P. Since the segment of the second highest priority process in R contains every process other than the highest priority process in R, it should be clear that the number of messages sent in a computation of R is bounded above by h(N) + f(N-1).

The <u>position of p</u> (in p's segment) is the number of processes in the segment of p which occur to the left of p. Thus, the position of p can range from zero to one less than the length of p's segment. Let <u>g(k.n)</u> be the maximum number of messages which may be caused by a process in a fing chosen from P which has a segment of length n and is in position k. (Note that the value of g depends only on the length of the segment and the position of the process within it, not on the particular processes making up the segment.)

The algorithm send probes to the left with increasing distances of even powers of two (starting with  $2^0$ ) and to the right with increasing distances of odd powers of two.

For k>0, let lmax(k) = 2\* [ log<sub>4</sub>(k) ], and let rmax(k) = 2\* [ log<sub>4</sub>(2k) ] - 1. Also let lmax(0) = 0 and rmax(0) = -1. For k>0, lmax(k) and rmax(k) give the maximum even and odd integers, respectively, whose power of two is less than or equal to k. The power of two of the last successful probe which may be sent by a process in position k of its segment of length n is then given by <u>probes</u>(k,n) = min[ lmax(k), rmax(n-k-1) ] + 1.

For n>0, g(0,n) = 1, since the first probe is sent to the left and swallowed. The value of g(k,n) for n>k>0 is given below. Let i = probes(k,n). Let process p be in position k of its segment which has length n. The first i probes sent by p will be acknowledged and will therefore account for  $2*(2^0 + 2^1 + \ldots + 2^i) = 2^{i+2} - 2$  messages sent. The number of messages sent by the last probe (which will be swallowed when it reaches the boundary of the segment) depends on whether it is going right (i is even) or left (i is odd).

If i is even, then  $g(k,n)=2^{i+2}+n-k-2$ . If i is odd, then  $g(k,n)=2^{i+2}+k-1$ .

Directly from the definitions we obtain the

following.

f(0) = 0

 $f(n) = \max_{0 \le k < n} (f(k) + g(k, n) + f(n-k-1))$ 

Using this definition and the definition of g(k,n),

successive values of f(N) can easily be computed. This has been done for every positive N less than 3000, and in all cases  $h(N) + f(N-1) \le N + 3N \log N$ . However, all attempts have failed to show that the conjecture is true for all N.

## The Lower Bound

If a ring R has an even number of processes, R = (Pl,P2,...,P2N), then the <u>center process</u> of R is pN. Let al,...,aA and bl,...,bB be distinct two-way processes and let Rl = (al,...,aA) and R2 = (bl,...,bB). Define join(Rl,R2) to be (al,...,aA,bl,...,bB). The join operator "pastes together" two rings. For rings Rl, R2 and R3, let join(Rl,R2,R3) = join( join(Rl,R2), R3).

A schedule h of a ring R=(Al,...,AN) which has the property that process AN does not have any steps is a joining schedule of R. (Joining schedules are used for rings which are to be "broken apart" and combined with other rings.) An id q of R is called <u>quiescent</u> if for every schedule h of R, msgs(q,h) = 0. An id q of R is called <u>join-quiescent</u> if for every joining schedule h of R, msgs(q,h) = 0.

Note that if  $h_1$  is a joining schedule of R1 and  $h_2$  is a joining schedule of R2, then  $h_1h_2$  and  $h_2h_1$  are joining schedules of join(R1,R2). Also, there can be no interaction between the processes of R1 and R2 in ring join(R1,R2) under schedule  $h_1h_2$  or  $h_2h_1$ .

Let L be a set of rings chosen from a set of two-way processes, P. L is <u>compatible</u> if for every Rl = (Al,...,Aa) and R2 = (Bl,...,Bb) in L, the sets (Al,...,Aa) and (Bl,...,Bb) are disjoint.

### Lemma 6.1

Let P be a solution to the general election problem, For every i>0 there is an infinite compatible set,  $L_{i}$ , of delay-free  $2^{i}$ -rings chosen from P such that for every R E  $L_{i}$ , there is a finite joining schedule h such that msg8(initid(R),h) > (1/4)N log N, where N =  $2^{i}$ .

Proof: By induction on i.

which will send at least one > (1/4)\*2 log 2 = 1/2
messages. Suppose there are two processes p and p' in p
which will not send a message unless they first receive a
message. Then p and p' will each become elected in rings
(p) and (p') without sending any messages (since P solves
the general election problem). But then p and p' can both
become elected in ring (p,p'), a contradiction. Therefore,
there can be at most one process in P which will not send a
message before receiving one. Let P' and P" be infinite,
disjoint subsets of P which do not contain this (possibly
existing) process. For any processes p' e P' and p" e
P", there must be a joining schedule of ring (p',p") which
causes p' to send a messages. Therefore, the lemma holds

for i=1 with  $L_1 = \{ (p^*, p^*) : p^* \in P^* \text{ and } p^* \in P^* \}$ .

INDUCTIVE STEP. Assume that the lemma is true for i-1. Let N =  $2^{i}$ . Let R, R' and R" be any three rings in

Claim: Let Ra = join(R,R'), Rb = join(R',R"), Rc = join(R",R), Rd = join(R',R), Re = join(R",R') and Rf = join(R,R"). For some ring Rx @ (Ra,Rb,Rc,Rd,Re,Rf), there exists a joining schedule s of Rx such that msgs(initid(Rx),s) > (1/4)N log N messages.

Since sets of three rings can repeatedly be chosen from  $L_{i-1}$  without repetition, it is clear that the claim implies the inductive step.

We now show the claim. By the inductive assumption, there must be a finite joining schedule, h, of R for which msgs(initid(R),h)  $\geq$  (1/4)(N/2) log (N/2). Also, we may assume that r(initid(R),h) is join-quiescent, since, if not, we may extend h until either a join-quiescent state is reached or until more than (1/4)N log N messages are sent, in which case the claim holds trivially for Ra. Let h' and h" be similar joining schedules for R' and R', respectively.

Let  $q_a = r(\text{initid}(Ra), hh')$ . By assumption, r(initid(R), h) and r(initid(R'), h') are join-quiescent. Note that hh' is a joining schedule of Ra. Let s be any joining schedule of Ra from  $q_a$  (so hh's is a joining schedule of Ra from initid(Ra). The first process to send

a message in comp(q<sub>a</sub>,s) must be the center process of Ra (i.e., the rightmost process of R). (Otherwise, we could find a joining schedule of R or R' extending h or h' which would send an additional message in R or R', respectively, contrary to assumption.) The second message sent in comp(q<sub>a</sub>,s) must either come from the center process of Ra or must come from the receiver of the first message. It is easy to see that the set of all processes sending messages in comp(q<sub>a</sub>,s) are contiguous in Ra and include the center process of Ra. This fact is used below.

Let  $P_a$  be the N/2 - 1 processes of Ra which are less than distance N/4 from the center process of Ra. (That is,  $P_a$  consists of the processes between (but not including) the center processes of R and R'.) If an unbounded number of messages can be sent from  $q_a$  in Ra for a joining schedule of Ra the claim holds, so let  $h_a$  be a finite schedule of Ra consisting only of steps of the processes in  $P_a$  such that no extension of  $h_a$  consisting of steps of  $P_a$  will cause a message to be sent in  $cmp(q_a,h_a)$ .


Suppose the claim is false. Then we must have msg(q\_a,h\_a) < N/4 because msgs(initid(Ra),hh'h\_a) = msgs(initid(R),h) + msgs(initid(R'),h') + msgs(q\_a,h\_a) > 2\*((1/4)N/2 log (N/2)) + msgs(q\_a,h\_a) = (1/4)N log N - N/4 + msgs(q\_a,h\_a). This implies that less than N/4 processes send messages during comp(q\_a,h\_a). By the argument given

earlier, these processes are contiguous in Ra and include the center process of Ra. Therefore, no message is sent to a process outside of  $P_{\bf a}$  during comp( $q_{\bf a},h_{\bf a}$ ). We say that all messages sent in this computation are 10cal to  $P_{\bf a}$ .

Define h<sub>b</sub>,...,h<sub>f</sub> and P<sub>b</sub>,...,P<sub>f</sub> in a similar way to h<sub>a</sub> and P<sub>a</sub> for Rb,...,Rf, respectively. Note that P<sub>a</sub>, P<sub>b</sub> and P<sub>c</sub> are mutually disjoint, as are P<sub>d</sub>, P<sub>e</sub> and P<sub>f</sub>.

Let Rl = (join(R,R',R")) and R2 = (join(R,R",R")) (see Figure 6-2). Consider q<sub>1</sub> = r(initid(Rl), hh'h<sub>a</sub>h<sub>b</sub>h<sub>c</sub>). The only processes which can send messages from r(initid(Rl),hh'h") are the rightmost processes of R, R' and R" (by the choice of h, h' and h"). Since P<sub>a</sub>, P<sub>b</sub> and P<sub>c</sub> are mutually disjoint, the message sending activity is local to each set during comp(initid(Rl),hh'h<sub>a</sub>h<sub>b</sub>h<sub>c</sub>). Therefore, the processes in p and their input queues are in the same state at id

complitation is  $a_ab_b^{-1}c'$ . Instance, in processing  $a_a^{-1}$  in  $b_a^{-1}$  and their input queues are in the same state at id  $a_1^{-1}$  in R1 as they are at id  $a_a^{-1}$  in Ra, and similar statements hold for  $b_b^{-1}$  and  $b_c^{-1}$ . Thus, all messages which will be sent because of the joins have already been accounted for in  $b_a^{-1}$ ,  $b_b^{-1}$  and  $b_c^{-1}$ . This implies that  $a_1^{-1}$  and (by a similar argument)  $a_2^{-1} = r(\text{initid}(R2)$ ,  $b_b^{-1}$ , are quiescent.



Representation of Rings Rl and R2

## Figure 6-2

Since  $q_1$  and  $q_2$  are quiescent, for each ring, there are processes,  $p_1$  and  $p_2$ , which will be elected on their own (with no further messages sent) from  $q_1$  and  $q_2$ , respectively. That is, there is a finite (possibly empty) schedule  $h_1$  specifying that only  $p_1$  is to take steps such that process  $p_1$  is elected at  $r(q_1,h_1)$ . (Note: it may not be apparent that  $p_1$  and  $h_1$  exist since  $h_1$  is not fair. But clearly, some process must be elected for any fair schedule. Since no new messages are sent after  $q_1$ , the behavior of the elected processes will be the same if the steps of all the other processes are removed from the computation.) A similar schedule,  $h_2$ , exists for  $p_2$ .

Assume, without loss of generality, that  $\mathbf{p_1}$  e  $\mathbf{P_a}$  . There are three cases for  $\mathbf{p_2}$  .

exactly of the processes in  $P_a$  and  $P_d$ . Moreover, the processes in each of these sets have exactly the same neighbors in Ra as in Rl and R2, respectively. Therefore, the behavior of processes in  $P_a$  and  $P_d$  must be the same in Ra from r(initid(Ra),hh'h<sub>a</sub>h<sub>d</sub>) as in Rl from  $q_1$  and in R2 from  $q_2$ , respectively. In particular,  $p_1$  and  $p_2$  are both elected in Ra at id r(initid(Ra), hh'h<sub>a</sub>h<sub>d</sub>h<sub>1</sub>h<sub>2</sub>), which contradicts the hypothesis of the lemma.

Case 2:  $p_2$  e  $P_e$ . The processes in  $p_c$  and  $p_f$  must behave the same in Rc from r(initid(Rc),hh\*h $_c$ h $_f$ ) as in Rl from  $q_1$  and R2 from  $q_2$ , respectively. But then no process can be elected in Rc, another contradiction.

Case 3:  $\mathbf{p_2}$  e  $\mathbf{P_f}$ . This case is symmetric to Case 2 since Rb consists of exactly those processes in  $\mathbf{P_b}$  and  $\mathbf{P_c}$ .

The assumption that the claim is false leads to contradiction, hence the claim is proved and the lemma holds.  $\square$ 

## Theorem 6.3

If P is a solution to the general election problem, then for all N21, there exists a delay-free N-ring, R, chosen from P such that MSGS(R)  $\times$  (1/8)N log (N/2).

109

<u>Proof:</u> Let i = floor(log N). By the lemma, a  $2^{1}$ -ring Rx of P and a joining schedule s of Rx can be found such that msgs(initid(Rx),s) >  $(1/4)*2^{1}*(\log 2^{1})$  =  $(1/8)*2^{1+1}*(\log 2^{1+1}/2) \ge (1/8)*N*(\log (N/2))$ . Such a ring can easily be incorporated in a ring of P of length N, so the theorem is true.  $\Box$ 

## Theorem 6.4

If N is a power of 2 and P is a solution to the general election problem, then there is a delay-free N-ring, R, chosen from P such that MSGS(R) > (1/4) N log N.

Proof: This follows directly from Lemma 6.1. [

## CHAPTER VII

## SUGGESTIONS FOR FURTHER WORK

The study of parallel computing systems is a relatively new and rapidly growing area. This thesis is concerned with theoretical aspects of parallel systems in which processes are allowed to run completely asynchronously. The main object of study is the cost of coordinating the actions of many independent processes, where cost is measured by the size of the shared variables or the number of messages sent, depending on the communication model being used.

This thesis examines algorithms using reads and writes or test-and-sets for communicating through shared variables. Many other communication operations can be defined which are intermediate in power between reads and writes and the test-and-set operation. For example, Friedman and Wise [FW78] have proposed the "sting" operation. A sting can write a variable with a value which is a function of the variable's current value (as the test-and-set does), but no information is returned to the process executing the sting. A separate read of the variable must be made to determine the result of the sting operation. Friedman and Wise argue that the sting

operation can be implemented to be faster and possibly cheaper that the test-and-set operation. By using techniques developed in this thesis, a measure of the complexity of solving a particular problem with a particular communication operation may be found. This may give a way to judge the relative merits of different operations for particular applications.

The work in Chapters III, IV and V primarily deals with a complexity measure (amount of shared space) which is analogous to the space complexity measure for sequential systems. A complexity measure analogous to time in sequential systems would also be of interest. Since time is explicitly omitted from the model used, this presents some difficulties.

have fixed starting and stopping points, it is necessary to define a segment of a computation to be used in calculating such a measure. For example, in a mutual exclusion problem we might choose a segment beginning when a particular process leaves its remainder region and ending when that process returns to its remainder region (if this occurs).

Second, some way of measuring the elapsed time in a chosen segment must be selected. One obvious measure is to count the total number of steps which are taken in the segment or to count the steps of a distinguished process

(probably the one that was used to define the segment).

This measure may be useful if we are interested in average case behavior, but it is inadequate for worst case behavior because we can always pack an unbounded number of steps into a segment whenever a process reaches a point at which it must wait. A possible way around this difficulty is just to not count the steps of any process which is in a wait loop, but this seems somewhat unnatural.

A measure (suggested by Lamport (Lam77d)) which is more appealing intuitively is the "slow clock" measure. At any time during a computation, some process has the slowest clock. Assume that a clock pulse occurs at the beginning of the segment. Clock pulses are then calculated by keeping track of which processes have taken at least one step since the previous clock pulse. Another clock pulse occurs as soon as every process which is active (not in a region where it is allowed to halt) has taken at least one step since the previous clock pulse. The slow clock measure may be modified to require every process to take at least k steps (for some constant k) before a clock pulse is

Another measure uses a "timing", which assigns a time value (increasing) to each step of a computation. A timing is acceptable if it meets certain constraints (e.g., the time difference between any two steps of the same process

might be bounded by a constant). The worst case time for a particular computation is measured by the elapsed time according to the worst case timing. This type of measure was apparently first proposed by Peterson and Fischer [PP77] and has been refined and applied by Peterson [Pet79b] and Lynch [Lyn80]. Future work will investigate these measures and possibly others applied to various synchronization problems of asynchronous systems.

The results in Chapter VI give upper and lower bounds on the number of messages passed in solving the election problem in a ring network. The election problem has an obvious extension to other communication networks. Work is planned to investigate the election problem for general

This thesis has shown a few results about asynchronous systems of parallel processes. Perhaps more important, techniques have been developed for proving facts about very complicated objects. These tools should be useful for further theorectical investigations into asynchronous systems.

## ACKNOWLEDGMENTS

Anyone who has undertaken the writing of a doctoral dissertation knows that many different people assist the author in many different ways. This acknowledgment gives thanks to some of those who have helped me over the last few years.

search for new results, but her incisive criticism greatly encouragement and carefully read and criticized each draft First I acknowledge the help and encouragement of my Nancy Lynch worked closely with me on many of the results seminar at Georgia Tech which was led by Nancy Lynch and interest in theoretical computer science in his courses recursive function theory. I also thank him for advice Co-chairman thesis committee: Nancy A. Lynch, Richard A. DeMillo, helped me in producing readable and convincing proofs. Michael Fischer. Michael Fischer of the University of appearing in the thesis. She not only inspired me to Co-chairman Richard DeMillo gave me early support and problems addressed in this thesis began as part of a of the thesis. Lucio Chiaraviglio first sparked my carefully reading the thesis. My first work on the throughout my tenure as a graduate student and for Lucio Chiaraviglio and Michael J. Fischer.

Washington has provided stimulating ideas and criticism throughout the development of this thesis.

I also thank all the faculty in the School of Information and Computer Science at Georgia Tech. For especially stimulating discussions a special thanks goes to Albert N. Badre, Philip H. Enslow and James Gough, Jr. I am also grateful for the assistance of staff members Allen Akin, Ed Coleman, Perry Flinn and Dan Forsyth.

For their friendship, companionship and encouragement, I thank my fellow graduate students at Georgia Tech:
Allen Acree, Elaine Strong Acree, Jack Corley, Edith
Martin, Barney McCabe, Wayne McCoy, Michael Merritt, Lionel
Rodriguez, Tim Saponas, Shelley Smith and Mark Turner.

The following faculty members at Indiana University have been kind enough to read and criticize certain parts of this thesis: Robert Filman, Daniel Friedman, Edward Robertson and Paul Purdom.

The results in Chapter VI grew directly out of a conversation with Dan Hirschberg of Rice University, and I thank him for providing me with a stimulating problem.

Many other individuals have been kind enough to comment on parts of the thesis while it was being developed. I especially wish to thank Leslie Lamport of SRI and Dick Lipton of Princeton University for their comments.

I owe a special debt of thanks to William H. Cotterman, faculty member at Georgia State University, who is primarily responsible for encouraging me to purse the degree of Doctor of Philosophy. I also thank Nuclear Assurance Corporation and President Paul F. Schutt for their assistance and encouragement.

I sincerely thank my wife, Judith, for her Support, given so freely and in so many ways and my daughter, Mary Ellen, w.th whom I plan to spend much more time in the future.

Support for this thesis was provided in part by a Presidential Fellowship from the Georgia Institute of Technology, ONR grant N00014-79-C-0231, and NSF grants MCS77-15628 and MCS77-28305.

Burns, J.E., and Lynch, N.A. Mutual exclusion using indivisible reads and writes. Proc. 18th Annual Allerton Conf. on Communication, Control, and Computing, Oct. 1980.

BL80

and the same of the same

## BIBLIOGRAPHY

Dijkstra, E.W. A <u>Discipline of Programming</u> , Prentice-Hall (1976).	Dijkstra, E.W., Lamport, L., Martin, A.J., Schoten, C.S., and Steffens, E.M.F. On-the-fly	garbage collection: an exercise in cooperation. Comm. ACM 21, 11 (Nov. 1978), 966-975.	Eisenberg, M.A., and McGuire, M.R. Further com-	ments on Dijksta s concurrent programming control problem. Comm. ACM 15, 11 (Nov. 1972), 999.	Elgot, C.C., and Miller, R.E. On coordinated	sequential processes. Ism Computer Science Research Report RC 7778, Aug. 1979, 47 pp.	Feldman, J.A. Synchronizing distant cooperating	processes. Tr 26, Dep. of Comp. Sci., Univ. of Rochester, Oct. 1977, 32 pp.	Fischer, M.J., Lynch, N.A., Burns, J.E., and	Borodin, A. Resource allocation with immunity to limited process failure. Proc. 20th Annual Symp. on Foundations of Computer Science, Oct. 1979, pp. 234-254.	Friedman, D.P., and Wise, D.S. A conditional, interlock-free store instruction. Comp. Sci.	Dept. rech. Apt. No. 74, indiana university, pec. 1978, 12 pp.	Friedman, D.P., and Wise, D.S. An approach to fair applicative multiprogramming. Tech. Rpt. No.	84, Indiana University, 1979, 23 pp.	Ge. 7., A.J. Process synchronization by counter variables. Operating System Reviews 11, 4, (Oct.	1977).	Goeman, H.J.K. The arbiter; an active system component for implementing synchronizing primitives.	Rpt. No. 77-4, Inst. of Applied Math. and Comp. Sci., Univ. of Leiden, Mar. 1977, 18 pp.	Gries, D. An exercise in proving parallel
Di j76	DLM78		EiMc72		E1Mi79		Fe177		FLBB79		FW78		6 LM3		Ger77		Goe77		Gri77
Cremers, A., and Hibbard, T. Arbitration and queueing under limited shared storage	requirements. Forschungsbericht Nr. 83, Universitat Dortmund, 1979, 14 pp.	7 de Bruijn, N.G. Addit onal comments on a problem in concurrent programming control. Somm. ACM 10,	3 (Mar. 1967), 137.	DeMillo, R.A., Lipton, R.J., and Social processes and proofs of th	programs. Comm. ACM 22, 5 (May 1979), 271-280.	DeMillo, R.A., and Miller, R.E. Implicit computation of synchronization primitives. Information	Processing Letters 2, 1 (July 1979), 35-38.		(Sep. 1965), 569.	<pre>8a Dijkstra, E.W. Cooperating sequential processes.     In Programming Languages, F. Genuys, (Ed.), Academic Press, New York, N.Y., (1968).</pre>	8b Dijkstra, E.W. The structure of the "THE" mul- tiprogramming system. <u>Comm. ACM 11</u> , 5 (May 1968), 341-347.			2a Dijkstra, E.W. A class of allocation strategies	inducing bounded delays only. AFIPS Conf. Proc., Vol. 40, 1972 SJCC, pp. 933-936.	Dijkstra, E.W.	finite buffer. Information Processing Letters 1 (1972), 179-180.	4 Dijkstra, E.W. Self-stabilizing systems in spite of Astributed control from ACM 17, 11 (Nov.	1974), 643-644.
CH79		deB67		DLP79		DM79		Di j65		Di ]68a	Di j68b	17+10		Di 172a		31,725		45,10	

Gries, D. An exercise in proving parallel programs correct. Comm. ACM 20, 12 (Oct. 1977), 921-930.

Karp, R.M., and Miller, R.E. Parallel program schemata. J. Comp. and Sys. Sciences 3, (1969), 147-195.	Kasai, T.K., and Miller, R.E. Homomorphisms between models of parallel computation. IBM Com- puter Science Research Report RC 7796, Aug. 1979, 72 pp.	Katseff, H.P. A new solution fo the critical section problem. Proc. Tenth Annual ACM Symp. on Theory of Computing, May 1978, pp. 86-88. Keller, R.M. A fundamental theorem of asynch-	ronous parallel compustion. <u>Lecture Notes in</u> <u>Computer Science 24, Parallel Processing</u> , Goos, G., and Hartmanis, J., (Eds.), Springer-Verlag, New York (Aug. 1974), 102-112.	Keller, R.M. Formal verification of parallel programs. Comm. ACM 12, 7 (July 1976), 371-384.  Keller, R.M. Sentinels: a concept for multiproces coordination makes a second to the contract of	104, Dept. of Comp. Sci., University of Utah, June 1978, 30 pp.	Knuth, D.E. Additional comments on a problem in concurrent control. Comm. ACM 2, 5 (May 1966), 321-322.	Kosaraju, R.S. Limitations of Dijkstra's semaphore primitives and Petri nets. ACM SIGOPS (Oct. 1973), 122-126.	Ladner, R.E. The complexity of problems in systems of communicating sequential processes.  Proc. 11th ACM Symp. on Theory of Computing, April 1979, pp. 214-222	Lamport, L. A new Solution of Dijkstra's	Concurrence programming programs. Symm. Acts A.C. (Aug. 1974), 453-455.	Lamport, L. Formal correctness proofs for multiprocess algorithms. Massachusetts Computer Assoc. manuscript, Oct. 1975, 13 pp.
KarM69	Kash79	Kat78 Ke174		Kel76 Kel78		Knu66	K0573	Lad79	Lam74		Lam75a
Haberman, A.N. Prevention of syst Comm. ACM 12, 7 (Jul. 1969), 373-3-8 Habermann, A.N. Synchronizing of	processes. Comm. ACM 15, 3 (Mar. 1972), 171-176. Henderson, P.B., and Zalcstein, Y. Synchronization problems solvable by generalized systems. J. ACM 21, 1 (Jan. 1980), 60-71.		Hirschberg, D.S., and Sinclair, J.B. An efficient algorithm for decentralized extrema-finding in circular configurations of processors.  Manuscript, Rice University, 1979, 5 pp.	Hoare, C.A.R. Towards a theory of programming. In <u>Operating Systems</u> Hoare, C.A.R., and Perott, (Eds.), New York, 1972.					6 Howard, J.H. Proving monitors. Comm. ACM 15, 5 (May 1976), 273-279.		1978, 13 pp.
Hab69	H280	<b>НВ7</b> 7	HS79	Hoa72	Hoa78a	Hoa78b	HC70	H0171	How76	How78	

Lipton, R.J. Reduction: a method of proving properties of parallel programs. Comm. ACM 18, 12 (Dec. 1975), 717-721.	Lipton, R.J., Zalcstein, Y., and Synder, L. A	comparative study of models of parallel computation. Proc. 15th Annual Symp. on Switching and Automata Theory, 1974.	Lynch, N.A. Fast allocation of nearby resources in a distributed system. Proc. 12th ACM Symp. on Theory of Computing, April 1980, pp. 70-81.	Lynch, N.A., and Fischer, M.J. On describing the behavior and implementation of distributed systems. Lecture Notes in Computer Science 20, Semantics of Concurrent Computation, Goos, G., and	Hartmanis, J., (Eds.), Springer-Verlag (1979), 147-171.	Miller, R.E. A comparison of some theoretical models of parallel computation. IEEE Transaction on Computers C-22, 8 (Aug. 1973), 710-717.	Miller, R.E. Talk notes on Mathematical studies of parallel computation. Presented at IBM Japan	Symp. on Mathematical Foundations of Computer Science, Oct. 1976, 14 pp.	Miller, R.E. Theoretical studies of asynchronous	and parallel processing. Proc. of the 1977 Conf. on Information Sciences and Systems, Mar. 1977, pp. 333-339.	Miller, R.E., and Yap, C. Formal specification	and analysis of loosely connected processes. 1BE. Research Report RC 6716, Sep. 1977.	Miller, R.E., and Yap, C. On formulating simultaneity for studying parallelism and synch-	ronization. Proc. 10th ACM Symp. on Theory of Computing, (May 1978), pp. 105-113.	Milne, G., and Milner, R. Concurrent processes	and their Syntax. J. ACB 26, 2 (Apr. 1979), 302-321.
Lip74b	L2S74		Lyn80	LF79		Mi1173	Mi1176		Mi1177		FX77		MY 78		67MM	
b Lamport, L. Garbage collection by multiple processes: an exercise in parallelism. Massachusetts Computer Associates report CA-7507-	1011, July 1975, 8 pp.	a Lamport, L. Time, clocks and the ordering of events in a distributed system. Mass. Comp. Assoc. Report CA-7603-2911, Mar. 1976, 23 pp.	b Lamport, L. Towards a theory of correctness for multi-user data base systems. Mass. Comp. Assoc. Report CA-7610-0712, Oct. 1976, 25 pp.	a Lamport, L. Proving correctness of multiprocess programs. IEEE Transactions on Software Engineering SE-3, 2 (Mar. 1977), 125-143.	b Lamport, L. Concurrent reading and writing.  Comm. ACM 20, 11 (Nov. 1977), 806-811.	c Lamport, L. A new approach to proving the correctness of multiprocess programs. Manuscript No. 43, SRI International, Oct. 1977, 25 pp.	7d Lamport, L. Personal communication.		Networks 2 (19/6), 93-114.	Lauer, P.E., and Campbell, R.H. Formal semantics of a class of high-level primitives for co-ordinating concurrent processes. Acta Informatica	<u>5</u> , (1975), 297-332.		B., (Ed.), North-Holland Publishing Company (1977), 155-160.		pp.	ia Lipton, R.J. Limitations of synchronization primitives with conditional branching and global variables. Proc. Sixth Annual Symp. on Theory of Computing, 1974.
Lam75b		Lam76a	Lam76b	Lam77a	Lam77b	Lam77c	Jam 77d	Lam78		1075		Te177		Lip73		Lip74a

and the second s

Zav76 Zave, P. On the formal definition of processes.
Proc. of the 1976 Conf. on Parallel Processing,
Aug. 1976, pp. 35-42.

# GLOSSARY AND DEFINITION INDEX

See the second s

executive exhibits deadlock	54 15		$p_{i}(v,x)$	-	a step from (v,x)
	77			125	step from q to q'
schedule l(i,q,h)	71 fin	final state of Pi in comp(q,h)	quiescent R <sub>i</sub>		remainder region states of Pi
ection	7 6		R(g)	2.	set of processes in rem, at q
problem	47		r(q,n, R-admissible		
	14		R-allocation	72	
hidden	2. <b>4</b>		R-group-enabled BFn(g)		set of processes enabled to
		instantaneous description	, F. 1173.		enter the remainder region
seguence			remainder region	75	
idlers(q) idlers.(a)	50 val	sum of all local lulers vars. value of var, idlers of Pi	reachable read of variable	11	
		ه ومنت من احتاداتات	read/write property	18	
ue value	87	6111	right-send	83.5	
	102		right-receive	81	
le	102			[] a	
leaving process	ξ.		schedule of a fing	, c	trying region states of Pi
ive	84		i.	1	;
	106		T(g)		set of processes in trying at g
	15		TO(q),,T9(q)		of processes at
lockout-free	51:		trying region	17	
4	11		two-way unrestricted ring	6 6	
¥	7.5		V1(q)	10	value of variable j at q
ck-free	73		wraparound	39	
ystem			write of variable	8	
	50 sum 50 val	sum of all local main vars. value of var. main of Pi	Xi (q)	10	state of Pi at q
	32				
	9.0				
message runction	2 0				
מומ		no of messages sent in comp(g.h)			
March (A)		0			
lusion					
n-exclusion	71				
	88				
regions	74				
nullitied oblitomated	7.				
ning	**				
	. 6				
	,				

